

Cost-Effective A/D Flash MCU with EEPROM

HT66F005/HT66F006

Revision: V1.30 Date: April 27, 2017

www.holtek.com



Table of Contents

Features	6
CPU Features	
Peripheral Features	6
General Description	7
Selection Table	7
Block Diagram	8
Pin Assignment	8
Pin Description	9
Absolute Maximum Ratings	10
D.C. Characteristics	10
A.C. Characteristics	12
A/D Converter Characteristics	13
Power on Reset Electrical Characteristics	14
Bandgap Reference (Vbg) Characteristic Curve	14
System Architecture	15
Clocking and Pipelining	15
Program Counter	
Stack	17
Arithmetic and Logic Unit – ALU	
Flash Program Memory	
Structure	
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming	
On-Chip Debug Support – OCDS	
RAM Data Memory	
Structure	
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	
Bank Pointer – BP	
Accumulator – ACC	
Program Counter Low Register – PCL	
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	∠⊃



EEPROM Data Memory	27
EEPROM Data Memory Structure	27
EEPROM Registers	
Reading Data from the EEPROM	
Writing Data to the EEPROM	
Write Protection	
EEPROM Interrupt	
Programming Considerations	
Programming Examples	30
Oscillator	31
Oscillator Overview	31
System Clock Configurations	31
External Crystal/Ceramic Oscillator – HXT	
High Speed Internal RC Oscillator – HIRC	32
Internal 32kHz Oscillator – LIRC	32
Supplementary Oscillator	32
Operating Modes and System Clocks	
System Clocks	
System Operation Modes	
Control Register	
Fast Wake-up	
Operating Mode Switching and Wake-up	
NORMAL Mode to SLOW Mode Switching	
SLOW Mode to NORMAL Mode Switching	39
Entering the SLEEP0 Mode	39
Entering the SLEEP1 Mode	40
Entering the IDLE0 Mode	40
Entering the IDLE1 Mode	40
Standby Current Considerations	41
Wake-up	41
Programming Considerations	
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	42
Watchdog Timer Operation	
Reset and Initialisation	45
Reset Overview	
Reset Functions	
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	



Pin-remapping Functions	53
Pin-remapping Registers	53
I/O Pin Structures	54
Programming Considerations	55
Timer Modules – TM	55
Introduction	55
TM Operation	56
TM Clock Source	56
TM Interrupts	56
TM External Pins	56
TM Input/Output Pin Control Registers	58
Programming Considerations	58
Compact Type TM – CTM	59
Compact TM Operation	60
Compact Type TM Register Description	60
Compact Type TM Operating Modes	65
Compare Match Output Mode	65
Timer/Counter Mode	68
PWM Output Mode	68
Analog to Digital Converter	71
A/D Overview	71
A/D Converter Register Description	71
A/D Converter Data Registers – ADRL, ADRH	72
A/D Converter Control Registers – ADCR0, ADCR1, ACER	72
A/D Operation	75
A/D Input Pins	76
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Transfer Function	78
A/D Programming Examples	79
Interrupts	
Interrupt Registers	81
Interrupt Operation	85
External Interrupt	87
Multi-function Interrupt	87
A/D Converter Interrupt	87
Time Base Interrupts	88
EEPROM Interrupt	89
TM Interrupts	
Interrupt Wake-up Function	
Programming Considerations	90
Configuration Options	91
Application Circuits	. 91

Instruction Set	
Introduction	
Instruction Timing	
Moving and Transferring Data	
Arithmetic Operations	
Logical and Rotate Operation	
Branches and Control Transfer	
Bit Operations	
Table Read Operations	
Other Operations	93
Instruction Set Summary	94
Table Conventions	
Instruction Definition	96
Package Information	105
8-pin DIP (300mil) Outline Dimensions	
8-pin SOP (150mil) Outline Dimensions	107
10-pin MSOP Outline Dimensions	108



Features

CPU Features

- Operating Voltage
 - f_{SYS}=8MHz: 2.2V~5.5V
 - f_{SYS}=12MHz: 2.7V~5.5V
 - f_{SYS}=16MHz: 3.3V~5.5V
 - f_{sys}=20MHz: 4.5V~5.5V
- Up to 0.2 μ s instruction cycle with 20MHz system clock at V_{DD}=5V
- · Power down and wake-up functions to reduce power consumption
- Three oscillators
 - External Crystal HXT
 - Internal RC HIRC
 - Internal 32kHz RC LIRC
- Multi-mode operation: NORMAL, SLOW, IDLE and SLEEP
- Fully integrated internal 4MHz, 8MHz and 12MHz oscillator requires no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- 2-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 0.5K×16~1K×16
- RAM Data Memory: 32×8~64×8
- True EEPROM Memory: 32×8
- Watchdog Timer function
- 8 bidirectional I/O lines
- External interrupt line shared with I/O pin
- Multiple Timer Module for time measure, compare match output, PWM output functions
- Dual Time-Base functions for generation of fixed time interrupt signals
- Low voltage reset function
- Multi-channel 12-bit resolution A/D converter
- Package types: 8-pin DIP/SOP and 10-pin MSOP



General Description

The devices are Flash Memory with 8-bit high performance RISC architecture microcontrollers. Offering users the convenience of Flash Memory multi-programming features, these devices also include a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D converter function. Multiple and extremely flexible Timer Modules provide timing, and PWM generation functions. Protective features such as an internal Watchdog Timer, Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of HXT, HIRC and LIRC oscillator functions are provided including a fully integrated system oscillator which requires no external components for its implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

The inclusion of flexible I/O programming features, Time-Base functions along with many other features ensure that the devices will find excellent use in applications such as electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.


Selection Table

Most features are common to all devices, the main feature distinguishing them is the Memory capacity only. The following table summarises the main features of each device.


Part No.	V _{DD}	Program Memory	Data Memory	Data EEPROM	I/O	Ext. Interrupt	A/D	Timer Module	Stack	Package
HT66F005	2.2V~ 5.5V	0.5K×16	32×8	32×8	8	1	12-bit×4	10-bit CTM×2	2	8DIP/SOP 10MSOP
HT66F006	2.2V~ 5.5V	1K×16	64×8	32×8	8	1	12-bit×4	10-bit CTM×2	2	8DIP/SOP 10MSOP



Block Diagram



Pin Assignment



Note: 1. Bracketed pin names indicate non-default pinout remapping locations.

- 2. If the pin-shared pin functions have multiple outputs simultaneously, its pin names at the right side of the "/" sign can be used for higher priority.
- 3. VDD&AVDD means the VDD and AVDD are the double bonding.

8



Pin Description

With the exception of the power pins, all pins on these devices can be referenced by their Port name, e.g. PA.0, PA.1 etc, which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OP	I/T	O/T	Pin-Shared Mapping
PA0~PA7	Port A	PAWU PAPU	ST	CMOS	—
AN0~AN3	A/D Converter input	ACER	AN	_	PA0~PA3
VREF	A/D Converter reference input	ADCR1	AN	—	PA1
TCK0	TM0 input	PRM	ST	_	PA6 or PA7
TCK1	TM1 input	PRM	ST	—	PA7 or PA4 or PA2
TP0_0	TM0 I/O	PRM	ST	CMOS	PA2 or PA0
TP0_1	TM0 I/O	PRM	ST	CMOS	PA5 or PA1
TP1_0	TM1 I/O	PRM	ST	CMOS	PA7 or PA6
TP1_1	TM1 I/O	PRM	ST	CMOS	PA4
INT	External Interrupt	INTC0 INTEG	ST	_	PA7 or PA5 or PA3 or PA2
OSC1	HXT pin	CO	HXT	_	PA6
OSC2	HXT pin	CO	—	HXT	PA5
VDD	Power supply*	—	PWR	_	—
AVDD	A/D Converter power supply*	—	PWR	_	—
VSS	Ground**	—	PWR	_	—
AVSS	A/D Converter ground**	—	PWR	_	—

Note: I/T: Input type; O/T: Output type

OP: Optional by configuration option (CO) or register option

PWR: Power;	CO: Configuration option;	ST: Schmitt Trigger input
CMOS: CMOS c	output;	AN: Analog input pin
	· 1 · 11 ·	

HXT: High frequency crystal oscillator

- *: VDD is the device power supply while AVDD is the ADC power supply. The AVDD pin is bonded together internally with VDD.
- **: VSS is the device ground pin while AVSS is the ADC ground pin. The AVSS pin is bonded together internally with VSS.



Absolute Maximum Ratings

Supply Voltage	V_{SS} =0.3V to V_{SS} =6.0V
Input Voltage	V_{SS} =0.3V to V_{DD} =0.3V
Storage Temperature	50°C to 125°C
Operating Temperature	
I _{OH} Total	100mA
I _{OL} Total	
Total Power Dissipation	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to these devices. Functional operation of these devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect devices reliability.

D.C. Characteristics

			Test Conditions		_		
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
			f _{sys} =8MHz	2.2		5.5	V
	Operating Voltage		f _{SYS} =12MHz	2.7		5.5	V
(VDD ((((((((((((((((((HXT)	_	f _{SYS} =16MHz	3.3	—	5.5	V
			f _{SYS} =20MHz	4.5		5.5	V
			f _{SYS} =8MHz	2.2		5.5	V
	Operating Voltage	—	f _{SYS} =12MHz	2.7	—	5.5	V
	(()))		f _{SYS} =16MHz	3.3		5.5	V
		3V	No load, f _H =4MHz, ADC off,	_	0.6	0.9	mA
		5V	WDT enable	_	1.8	2.7	mA
		3V	No load, f _H =8MHz, ADC off,	_	1.1	1.7	mA
		5V	WDT enable	—	2.9	4.4	mA
		3V	No load, f _H =12MHz, ADC off,	_	1.6	2.5	mA
		5V	WDT enable	—	4.1	6.2	mA
		3.3V	No load, f _H =16MHz, ADC off,	_	2.0	3.0	mA
		5V	WDT enable	—	5.2	7.8	mA
		5V	No load, f _H =20MHz, ADC off, WDT enable	_	6.4	9.6	mA
		3V	No load, f _H =4MHz, ADC off,	_	0.6	0.9	mA
		5V	WDT enable	_	1.8	2.7	mA
		3V	No load, f _H =8MHz, ADC off,	_	1.1	1.7	mA
DD2		5V	WDT enable	_	2.9	4.4	mA
	(111(0))	3V	No load, f _H =12MHz, ADC off,	_	1.6	2.5	mA
		5V	WDT enable	_	4.1	6.2	mA
	Operating Current, Slow Mode,	5V WDT enable 3V No load, fsys=LIRC, ADC off,		_	10	20	μA
IDD3	f _{SYS} =f∟=LIRC	5V	WDT enable, LVR disable	_	30	50	μA
	Operating Current, Slow Mode,	3V	No load, fsys=LIRC, ADC off,	_	40	60	μA
DD3A	f _{SYS} =fL=LIRC	5V	WDT enable , LVR enable	_	90	135	μA

Ta=25°C



Cumple of	Deversator		Test Conditions	Min	Turn	Merr	L Incit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		3V	No load, fsys=fH/2, ADC off,	_	1.7	2.4	mA
		5V	WDT enable	_	2.6	4.4	mA
		3V	No load, f _{sys} =f _H /4, ADC off,		1.6	2.4	mA
		5V	WDT enable	_	2.4	4.0	mA
		3V	No load, f _{SYS} =f _H /8, ADC off,	—	1.5	2.2	mA
l	Operating Current,	5V	WDT enable	—	2.2	3.6	mA
DD4	Normal Mode, f _H =12MHz (HIRC)	3V	No load, f _{SYS} =f _H /16, ADC off,	—	1.4	2.0	mA
		5V	WDT enable	—	2.0	3.2	mA
		3V	No load, f _{SYS} =f _H /32, ADC off,	_	1.3	1.8	mA
		5V	WDT enable	—	1.8	2.8	mA
		3V	No load, f _{SYS} =f _H /64, ADC off,	—	1.2	1.6	mA
		5V	WDT enable	—	1.6	2.4	mA
		3V	No load, f _{SYS} =f _H /2, ADC off,	—	0.9	1.5	mA
	Operating Current,	5V	WDT enable	—	2.5	3.75	mA
		3V	No load, f _{SYS} =f _H /4, ADC off,	—	0.7	1.0	mA
		5V	WDT enable	—	2.0	3.0	mA
		3V	3V No load, fsys=fH/8, ADC off,		0.6	0.9	mA
I _{DD5}		5V	5V WDT enable		1.6	2.4	mA
005	Normal Mode, f _H =12MHz (HXT)	3V			0.5	0.75	mA
		5V	-		1.5	2.25	mA
		3V			0.49	0.74	mA
		5V	WDT enable	—	1.45	2.18	mA
			3V No load, f _{SYS} =f _H /64, ADC off,		0.47	0.71	mA
		0.	WDT enable	—	1.4	2.1	mA
IDLE01	IDLE0 Mode Stanby Current	3V	No load, ADC off, WDT Enable	—	1.3	3.0	μA
	(LIRC on)	5V		_	2.2	5.0	μA
IDLE11	IDLE1 Mode Stanby Current	3V	No load, ADC off, WDT enable,	—	0.4	0.8	mA
	(HXT)	5V	f _{sys} =4MHz on	_	0.8	1.6	mA
IDLE11A	IDLE1 Mode Stanby Current	3V	No load, ADC off, WDT enable,	_	0.4	0.8	mA
	(HIRC)	5V	f _{sys} =4MHz on	_	0.8	1.6	mA
IDLE12	IDLE1 Mode Stanby Current	3V	No load, ADC off, WDT enable,	_	0.5	1.0	mA
	(HXT)	5V	fsys=8MHz on	—	1.0	2.0	mA
IDLE12A	IDLE1 Mode Stanby Current	3V	No load, ADC off, WDT enable,	_	0.8	1.6	mA
	(HIRC)	5V	f _{sys} =8MHz on	—	1.0	2.0	mA
IDLE13	IDLE1 Mode Stanby Current	3V	No load, ADC off, WDT enable,	_	0.6	1.2	mA
	(HXT)	5V	f _{sys} =12MHz on	_	1.2	2.4	mA
I _{IDLE13A}	IDLE1 Mode Stanby Current (HIRC)	3V	No load, ADC off, WDT enable, f _{sys} =12MHz on		0.6	1.2	mA mA
	, ,	5V		_	1.2	2.4	mA mA
IDLE14	IDLE1 Mode Stanby Current (HXT)	3.3V 5V	No load, ADC off, WDT enable, f _{sys} =16MHz on	_	1.0	2.0 4.0	mA mA
	IDLE1 Mode Stanby Current		No load, ADC off, WDT enable,		2.0	4.0	mA
IIDLE15	(HXT)	5V	f _{sys} =20MHz on	—	2.5	5.0	mA
ISLEEP0	SLEEP0 Mode Stanby Current	3V	No load, ADC off, WDT disable,	_	0.1	1.0	μA
	(LIRC off)	5V	LVR disable	_	0.3	2.0	μA
ISLEEP1	SLEEP1 Mode Stanby Current	3V	No load, ADC off, WDT enable,	—	1.3	5.0	μA
	(LIRC on)	5V	5V LVR disable		2.2	10	μA



Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
Symbol		VDD	Conditions	wiin.	Тур.	wax.	Unit
Maria	Input Low Voltage for I/O Ports	5V	—	0	—	1.5	V
VIL1	VIL1 or Input Pins	_	_	0	_	$0.2V_{\text{DD}}$	V
V _{IH1} Input High Voltage for I/O Ports or Input Pins	5V	_	3.5	—	5.0	V	
	_	_	0.8V _{DD}	_	V _{DD}	V	
		3V	Vol=0.1VDD	4	8	_	mA
Iol	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	—	mA
	VO Port Source Current	3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA
Іон	I/O Port, Source Current	5V	V _{OH} =0.9V _{DD}	-5	-10	—	mA
RPH	Pull-high Resistance for I/O Ports	3V	_	20	60	100	kΩ
		5V	—	10	30	50	kΩ

A.C. Characteristics

0	Demonster	Test	Conditions		T		11
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
		2.2V~5.5V	_	DC	_	8	MHz
£	Operating Clask	2.7V~5.5V	_	DC	_	12	MHz
f _{CPU}	Operating Clock	3.3V~5.5V		DC	_	16	MHz
		4.5V~5.5V	—	DC	_	20	MHz
		2.2V~5.5V	—	0.4	_	8	MHz
fsys	System Cleak (LIXT)	2.7V~5.5V	—	0.4	—	12	MHz
ISYS	System Clock (HXT)	3.3V~5.5V	—	0.4	—	16	MHz
		4.5V~5.5V	—	0.4	_	20	MHz
		3V/5V	Ta=25°C	-2%	4	+2%	MHz
		3V/5V	Ta=25°C	-2%	8	+2%	MHz
		5V	Ta=25°C	-2%	12	+2%	MHz
		3V/5V	Ta=0~70°C	-5%	4	+5%	MHz
		3V/5V	Ta=0~70°C	-5%	8	+4%	MHz
		5V	Ta=0~70°C	-5%	12	+3%	MHz
		2.2V~3.6V	Ta=0~70°C	-7%	4	+7%	MHz
f	System Clock (HIRC)	3.0V~5.5V	Ta=0~70°C	-5%	4	+9%	MHz
f _{HIRC}		2.2V~3.6V	Ta=0~70°C	-6%	8	+4%	MHz
		3.0V~5.5V	Ta=0~70°C	-4%	8	+9%	MHz
		3.0V~5.5V	Ta=0~70°C	-6%	12	+7%	MHz
		2.2V~3.6V	Ta=-40°C~85°C	-12%	4	+8%	MHz
		3.0V~5.5V	Ta=-40°C~85°C	-10%	4	+9%	MHz
		2.2V~3.6V	Ta=-40°C~85°C	-15%	8	+5%	MHz
		3.0V~5.5V	Ta=-40°C~85°C	-8%	8	+9%	MHz
		3.0V~5.5V	Ta=-40°C~85°C	-12%	12	+7%	MHz
		2.2~5.5V		2		8	MHz
fruen	Timer I/P Frequency	2.7~5.5V	—	2	—	10	MHz
f _{TIMER}		3.3~5.5V	—	2	_	12	MHz
		4.5~5.5V		2	_	16	MHz

Гa=25°C	
---------	--



Symbol	Parameter	Test	Conditions	Min.	Turn	Max.	Unit	
Symbol	V _{DD} Conditio		Conditions		Тур.	wax.	Unit	
f _{LIRC}	System Clock (LIRC)	5V	Ta=25°C	-10%	32	+10%	kHz	
t _{INT}	Interrupt Pulse Width	—		1	—	_	tsys	
t _{LVR}	Low Voltage Width to Reset	_	_	120	240	480	μs	
t _{BGS}	VBG Turn on Stable Time	_		200	—	_	μs	
	System Start-up Timer Period (Wake-up from HALT)	_	f _{SYS} =XTAL	_	1024	_		
t _{SST}			fsys=HIRC OSC		15~16	_	tsys	
					fsys=LIRC OSC		1~2	
	System Reset Delay Time (Power On Reset)	_	_	25	50	100	ms	
t _{RSTD}	System Reset Delay Time (Any Reset except Power On Reset)	_	—	8.3	16.7	33.3	ms	

Note: 1. t_{SYS}=1/f_{SYS}

2. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1μ F decoupling capacitor should be connected between VDD and VSS and located as close to the device as possible.

A/D Converter Characteristics


Symbol	Devementer	Test Conditions			T		11
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	Max.	Unit
AVDD	A/D Converter Operating Voltage	_	V _{REF=} AV _{DD}	2.7	_	5.5	V
VADI	A/D Converter Input Voltage	_	_	0	_	VREF	V
VREF	A/D Converter Reference Voltage	_	_	2	_	AVDD	V
DNL	Differential non-linearity	5V	t _{ADCK} =1.0µs	-	±1	+2	LSB
INL	Integral non-linearity	5V	t _{ADCK} =1.0µs	_	±2	+4	LSB
	Additional Power Consumption if A/D	3V	No load (t _{ADCK} =0.5µs)	—	0.90	1.35	mA
ADC	Converter is used	5V	No load (t _{ADCK} =0.5µs)	_	1.20	1.80	mA
t _{ADCK}	A/D Converter Clock Period	2.2~5.5V	—	0.5	—	10	μs
t _{ADC}	A/D Conversion Time (Include Sample and Hold Time)	2.2~5.5V	12 bit A/D Converter	_	16	_	t _{ADCK}
t _{ADS}	A/D Converter Sampling Time	2.2~5.5V	—	_	4	_	t ADCK
t _{on2st}	A/D Converter On-to-Start Time	2.2~5.5V	_	2	_	_	μs

Ta=25°C




Power on Reset Electrical Characteristics

							Ta=25°C
Symbol	Parameter	Test	Conditions	Min.	Turn	Max.	Unit
Symbol	Parameter	VDD	Condition	win.	Тур.	wax.	Unit
V _{POR}	V _{DD} Start Voltage to ensure Power-on Reset	—		_	_	100	mV
R POR AC	VDD Raising Rate to Ensure Power-on Reset	_	—	0.035	_	_	V/ms
t _{POR}	Minimum Time for V_{DD} to remain at V_{POR} to ensure Power-on Reset	_	—	1	_	_	ms



Bandgap Reference (Vbg) Characteristic Curve






System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The range of devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes these devices suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either a HXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Davias	Program Counter					
Device	High Byte	Low Byte (PCL Register)				
HT66F005	PC8	PCL7~PCL0				
HT66F006	PC9~PC8	PCL7~PCL0				

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory, that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.



Stack


This is a special part of the memory which is used to save the contents of the Program Counter only. The stack has two levels depending upon the devices and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.

HT66F005

HT66F006



Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

2

2

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement INCA, INC, DECA, DEC
- Branch decision, JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI



Flash Program Memory

The Program Memory is the location where the user code or program is stored. For these devices series the Program Memory are Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $0.5K \times 16$ bits or $1K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.

Dev	Device		Capacity	
HT66F	-005		0.5K×16	
HT66F	-006		1K×16	
	HT66F0	HT66F006		
0000H	Reset		Reset	
0004H 001CH	<pre>✓ Interru ✓ Vecto</pre>		Vector	
01FFH	≍		¥	
	03FFI		16 bits	
Program Memory Structure				

Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by these devices reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer register, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions, respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.






Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "300H" which refers to the start address of the last page within the 1K words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "306H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the present page if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



Table Read Program Example

tempreg1 db ? tempreg2 db ?	; temporary register #1 ; temporary register #2
mov a, O6h	; initialise low table pointer - note that this address
	; is referenced
mov tblp, a	; to the last page or present page
mov a, 07h	; initialise high table pointer
mov tbhp, a	
:	
:	
tabrdl tempreg1	; transfers value in table referenced by table pointer
	; data at program memory address "306H" transferred to
	; tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrdl tempreg2	; transfers value in table referenced by table pointer
	; data at program memory address "305H" transferred to
	; tempreg2 and TBLH in this example the data "1AH" is
	; transferred to tempreg1 and data "OFH" to register tempreg2
:	
: and 200h	· opto initial address of average memory
org 300h	; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh,	UUEII, UUFII, UIAII, UIDII
•	
:	

In Circuit Programming

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data
ICPCK	PA7	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply and one line for the reset. The technical details regarding the in-circuit programming of the devices are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the PA0 and PA7 pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.





Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support – OCDS

There is an EV chip which is used to emulate the HT66F00x device series. The EV chip device also provides an "On-Chip Debug" function to debug the devices during the development process. The EV chip and the actual MCU devices are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the actual MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
GND	VSS	Ground



RAM Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Divided into two sections, the first of these is an area of RAM, known as the Special Function Data Memory. Here are located registers which are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation.

The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The overall Data Memory is subdivided into two banks for all the devices. The Special Purpose Data Memory registers are accessible in all banks, with the exception of the EEC register at address 40H, which is only accessible in Bank 1. Switching between the different Data Memory banks is achieved by setting the Bank Pointer to the correct value. The start address of the Data Memory for all devices is the address 00H.


Device	Capacity	Bank 0	Bank 1
HT66F005	32×8	40H~5FH	40H EEC register only
HT66F006	64×8	40H~7FH	40H EEC register only

General Purpose	Data Memory	Structure
------------------------	-------------	-----------

	Bank 0 & Bank 1		Bank 0 & Bank 1
00H	IAR0	20H	ADRL
01H	MP0	21H	ADRH
02H	IAR1	22H	ADCR0
03H	MP1	23H	ADCR1
04H	BP	24H	ACER
05H	ACC	25H	Unused
06H	PCL	26H	Unused
07H	TBLP	27H	TMPC
08H	TBLH	28H	TM0C0
09H	TBHP	29H	TM0C1
0AH	STATUS	2AH	TM0DL
0BH	SMOD	2BH	TM0DH
0CH	Unused	2CH	TM0AL
0DH	INTEG	2DH	TM0AH
0EH	INTC0	2EH	TM1C0
0FH	INTC1	2FH	TM1C1
10H	Unused	30H	TM1DL
11H	MFI0	31H	TM1DH
12H	MFI1	32H	TM1AL
13H	Unused	33H	TM1AH
14H	PA	34H	Unused
15H	PAC	35H	Unused
16H	PAPU	36H	
17H	PAWU	า	≍ Unused ^佘
18H	PRM	3FH	
19H	LVRC		
1AH	WDTC		Unused, read as 00H
1BH	TBC		
1CH	CTRL		
1DH	Unused		
1EH	EEA		
1FH	EED		

HT66F005/HT66F006 Special Purpose Data Memory





General Purpose Data Memory

Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data from Bank 0 while the IAR1 and MP1 register pair can access data from any bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers – MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to, is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1. Note that for this series of devices, the Memory Pointers, MP0 and MP1, are both 8-bit registers and used to access the Data Memory together with their corresponding indirect addressing registers IAR0 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.



Indirect Addressing Program Example

```
data .section data
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block db ?
code .section at 0 'code'
org 00h
start:
    mov a,04h
                            ; setup size of block
    mov block,a
    mov a, offset adres1
                           ; Accumulator loaded with first RAM address
    mov mp0,a
                            ; setup memory pointer with first RAM address
loop:
    clr IARO
                            ; clear the data at address defined by MPO
    inc mp0
                            ; increment memory pointer
                            ; check if last memory location has been cleared
    sdz block
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific RAM addresses.

Bank Pointer – BP

For this series of devices, the Data Memory is divided into two banks. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 is used to select Data Memory Banks $0\sim1$.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the Power Down Mode, in which case, the Data Memory bank remains unaffected. It should be noted that the Special Function Data Memory is not affected by the bank selection, which means that the Special Function Registers can be accessed from within any bank. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from banks other than Bank 0 must be implemented using indirect addressing.

BP Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	—	_	_	—	DMBP0
R/W	—	_	_	—	_	—	—	R/W
POR	—	_		—				0

Bit 7~1 Unimplemented, read as "0"

Bit 0 DMBP0: Select Data Memory Banks 0: Bank 0 1: Bank 1



Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointer and indicates the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- **OV** is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- **PDF** is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- **TO** is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0	
Name	_	—	ТО	PDF	OV	Z	AC R/W x	С	
R/W	_	_	R	R	R/W	R/W		R/W	
POR	_	—	0	0	х	х		х	
							"	x" unknown	

Bit 7, 6	Unimplemented, read as "0"
Bit 5	TO: Watchdog Time-Out flag 0: After power up or executing the "CLR WDT" or "HALT" instruction 1: A watchdog time-out occurred.
Bit 4	PDF: Power down flag 0: After power up or executing the "CLR WDT" instruction 1: By executing the "HALT" instruction
Bit 3	 OV: Overflow flag 0: No overflow 1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.
Bit 2	Z : Zero flag 0: The result of an arithmetic or logical operation is not zero 1: The result of an arithmetic or logical operation is zero
Bit 1	 AC: Auxiliary flag 0: No auxiliary carry 1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction
Bit 0	 C: Carry flag 0: No carry-out 1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation C is also affected by a rotate through carry instruction.



EEPROM Data Memory

These devices contain an area of internal EEPROM Data Memory. EEPROM, which stands for Electrically Erasable Programmable Read Only Memory, is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 32×8 bits for this series of devices. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and data register in Bank 0 and a single control register in Bank 1.

Device	Capacity	Address
All devices	32×8	00H~1FH

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in Bank1, cannot be addressed directly and can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

EEPROM Register List	
----------------------	--

Nome	Bit										
Name	7	6	5	4	3	2	1	0			
EEA	_		_	D4	D3	D2	D1	D0			
EED	D7	D6	D5	D4	D3	D2	D1	D0			
EEC			_		WREN	WR	RDEN	RD			

EEA Register

Bit	7	6	5	4	3	2	1	0
Name	_	—		D4	D3	D2	D1	D0
R/W	—	—	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	х	х	х	х	х

"x" unknown

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 Data EEPROM address

Data EEPROM address bit 4~bit 0



EEC Register

Bit	7	6	5	4	3	2	1	0			
Name	—	—	—	—	WREN	WR	RDEN	RD			
R/W	—	—	—	—	R/W	R/W	R/W	R/W			
POR					0	0	0	0			
Bit 7~4	r · · · · · · · · · · · · · · · · · · ·										
Bit 3	WREN: Data EEPROM Write Enable 0: Disable 1: Enable										
This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.											
Bit 2	0: Writ	PROM Wr te cycle has vate a write	finished								
	This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.										
Bit 1	RDEN: 0: Disa 1: Enal		OM Read	Enable							
	EEPRO		rations are				set high b zero will i				
Bit 0	0: Rea	PROM Rea d cycle has vate a read	finished								
	program hardware	will activa	te a read c read cycle	ycle. This l has finished	oit will be a	automatical	igh by the lly reset to a will have	zero by th			
	Note: The WREN, WR, RDEN and RD can not be set to "1" at the same time in one instruction. The WR and RD can not be set to "1" at the same time.										

EED Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x" unknown

Bit 7~0

Data EEPROM address Data EEPROM address bit 7~bit 0



Reading Data from the EEPROM

To read data from the EEPROM, the read enable bit, RDEN, in the EEC register must first be set high to enable the read function. The EEPROM address of the data to be read must then be placed in the EEA register. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. The EEPROM address of the data to be written must then be placed in the EEA register and the data placed in the EED register. If the WR bit in the EEC register is now set high, an internal write cycle will then be initiated. Setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the devices are powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer, BP, will be reset to zero, which mean that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global and EEPROM interrupts are enabled and the stack is not full, a jump to the associated Interrupt vector will take place. When the interrupt is serviced the EEPROM interrupt flag will be automatically reset. More details can be obtained in the Interrupt section.

Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.



Programming Examples

Reading data from the EEPROM – polling method

	0	•	0
MOV	A, EEPROM_ADRES	;	user defined address
MOV	EEA, A		
MOV	А, 040Н	;	setup memory pointer MP1
MOV	MP1, A	;	MP1 points to EEC register
MOV	A, 01H	;	setup Bank Pointer
MOV	BP, A		
SET	IAR1.1	;	set RDEN bit, enable read operations
SET	IAR1.0	;	start Read Cycle - set RD bit
BACK	:		
SZ	IAR1.0	;	check for read cycle end
JMP	BACK		
CLR	IAR1	;	disable EEPROM read/write
CLR	BP		
MOV	A, EED	;	move read data to register
MOV	READ_DATA, A		

Writing data from the EEPROM – polling method

MOV A, EEPROM_ADRES ; user defined addre	ess
MOV EEA, A	
MOV A, EEPROM_DATA ; user defined data	
MOV EED, A	
MOV A, 040H ; setup memory poir	nter MP1
MOV MP1, A ; MP1 points to EEC	C register
MOV A, 01H ; setup Bank Pointe	er
MOV BP, A	
SET IAR1.3 ; set WREN bit, ena	able write operations
SET IAR1.2 ; start Write Cycle	e – set WR bit
BACK:	
SZ IAR1.2 ; check for write of	cycle end
JMP BACK	
CLR IAR1 ; disable EEPROM re	ead/write
CLR BP	



Oscillator

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillators requiring some external components as well as fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options are selected through the configuration options. The higher frequency oscillators provide higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, these devices have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Freq.	Pins
External Crystal	HXT	400kHz~20MHz	OSC1/OSC2
Internal High Speed RC	HIRC	4, 8, 12MHz	—
Internal Low Speed RC	LIRC	32kHz	—



System Clock Configurations

There are three methods of generating the system clock, two high speed oscillators and one low speed oscillator. The high speed oscillators are the external crystal/ceramic oscillator and the internal 4MHz, 8MHz or 12MHz RC oscillator. The low speed oscillator is an internal 32kHz RC oscillator. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the HLCLK bit and CKS2~CKS0 bits in the SMOD register and as the system clock can be dynamically selected.


The actual source oscillator used for the high speed system clock is chosen using a configuration option. The OSC1 and OSC2 pins are used to connect the external components for the external crystal. The available selections for high speed and low speed oscillators are therefore: HIRC+LIRC or HXT+LIRC.

External Crystal/Ceramic Oscillator – HXT

The External Crystal/Ceramic System Oscillator is one of the high frequency oscillator choices, which is selected via configuration option. For most crystal oscillator configurations, the simple connection of a crystal across OSC1 and OSC2 will create the necessary phase shift and feedback for oscillation, without requiring external capacitors. However, for some crystal types and frequencies, to ensure oscillation, it may be necessary to add two small value capacitors, C1 and C2. Using a ceramic resonator will usually require two small value capacitors, C1 and C2, to be connected as shown for oscillation to occur. The values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that crystal and any associated resistors and capacitors along with interconnectinglines are all located as close to the MCUas possible.





Note: 1. Rp is normally not required. C1 and C2 are required.
 2. Although not shown OSC1/OSC2 pins have a parasitic capacitance of around 7pF.

Crystal/Resonator Oscillator - HXT

Crystal Oscillator C1 and C2 Values						
Crystal Frequency C1 C2						
12MHz	0pF	0pF				
8MHz	0pF	0pF				
4MHz	0pF	0pF				
1MHz	100pF	100pF				
Note: C1 and C2 values are for guidance only.						

Crystal Recommended Capacitor Values

High Speed Internal RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of either 4MHz, 8MHz or 12MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that if this internal system clock option is selected as the high speed oscillator, as it requires no external pins for its operation, I/O pins PA6 and PA5 can only be used as normal I/O pins.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Supplementary Oscillator

The low speed oscillator, in addition to providing a system clock source is also used to provide a clock source to two other device functions. These are the Watchdog Timer and the Time Base Interrupts.




Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided these devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The devices have many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, f_H , or low frequency, f_L , source, and is selected using the HLCLK bit and CKS2~CKS0 bits in the SMOD register. The high speed system clock can be sourced from either an HXT or HIRC oscillator, selected via a configuration option. The low speed system clock source can be sourced from internal clock f_L . If the f_L is selected, it can be sourced by the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_H/2 \sim f_H/64$.



Note: When the system clock source f_{SYS} is switched to f_L from f_H , the high speed oscillation will stop to conserve the power. Thus there is no $f_H \sim f_H/64$ for peripheral circuits to use.



System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the NORMAL Mode and SLOW Mode. The remaining four modes, the SLEEP0, SLEEP1, IDLE0 and IDLE1 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation Mode	Description				
Operation Mode	CPU	fsys	f _{LIRC} /f _{SUB}		
NORMAL Mode	On	f _H ~f _H /64	On		
SLOW Mode	On	f∟	On		
IDLE0 Mode	Off	Off	On		
IDLE1 Mode	Off	On	On		
SLEEP0 Mode	Off	Off	Off		
SLEEP1 Mode	Off	Off	On		

• NORMAL Mode

As the name suggests this is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from one of the high speed oscillators, either the HXT or HIRC oscillators. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 and HLCLK bits in the SMOD register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

• SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from the low speed oscillator, namely LIRC. Running the microcontroller in this mode allows it to run with much lower operating currents. In the SLOW Mode, $f_{\rm H}$ is off.

SLEEP0 Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is low. In the SLEEP0 mode the CPU will be stopped, and the f_{LIRC} clock will be stopped too, and the Watchdog Timer function is disabled.

SLEEP1 Mode

The SLEEP Mode is entered when an HALT instruction is executed and when the bit, IDLEN, in the SMOD register is low. In the SLEEP1 mode the CPU will be stopped. However the f_{LIRC} clock will continue to operate if the Watchdog Timer is enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is low. In the IDLE0 Mode the system oscillator will be inhibited from driving the CPU but some peripheral functions will remain operational such as the Time Base and TMs. In the IDLE0 Mode, the system oscillator will be stopped.



• IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the IDLEN bit in the SMOD register is high and the FSYSON bit in the CTRL register is high. In the IDLE1 Mode the system oscillator will be inhibited from driving the CPU but may continue to provide a clock source to keep some peripheral functions operational such as the Time Base and TMs. In the IDLE1 Mode, the system oscillator will continue to run, and this system oscillator may be the high or low speed system oscillator. In the IDLE1 Mode the Watchdog Timer clock, f_{LIRC}, will be on.

Control Register

A single register, SMOD, is used for overall control of the internal clocks within these devices.

SMOD Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	FSTEN	LTO	HTO	IDLEN	HLCLK
R/W	R/W	R/W	R/W	R/W	R	R	R/W	R/W
POR	0	0	0	0	0	0	1	1
Bit 7~5	$\begin{array}{c} 000: \ f_{I} \\ 001: \ f_{L} \\ 010: \ f_{I} \\ 100: \ f_{I} \\ 100: \ f_{I} \\ 101: \ f_{I} \\ 110: \ f_{I} \\ 111: \ f_{I} \\ 111: \ f_{I} \\ These \ th \\ In \ additi$	1/32 1/16 1/8 1/4 1/2 nree bits ar ion to the s	e used to s ystem clock	elect which	h clock is the LIRC, a c	used as the divided ver		ock source. high speed
Bit 4	 system oscillator can also be chosen as the system clock source. FSTEN: Fast Wake-up Control (only for HXT) 0: Disable 1: Enable This is the Fast Wake-up Control bit which determines if the f_{LIRC} clock source is initially used after the device wake up. When the bit is high, the f_{LIRC} clock source can be used as a temporary system clock to provide a faster wake up time as the f_{LIRC} clock is available. 							
Bit 3	LTO: Low speed system oscillator ready flag 0: Not ready 1: Ready This is the low speed system oscillator ready flag which indicates when the low speed system oscillator is stable after power on reset or a wake-up has occurred. The flag will be low when in the SLEEPO Mode but after a wake-up has occurred, the flag will change to a high level after 1~2 clock cycles if the LIRC oscillator is used.							
Bit 2	 HTO: High speed system oscillator ready flag 0: Not ready 1: Ready This is the high speed system oscillator ready flag which indicates when the high speed system oscillator is stable. This flag is cleared to "0" by hardware when the devices are powered on and then changes to a high level after the high speed system oscillator is stable. Therefore this flag will always be read as "1" by the application program after device power-on. The flag will be low when in the SLEEP or IDLE0 Mode but after a wake-up has occurred, the flag will change to a high level after 1024 clock cycles if the HXT oscillator is used. 							



Bit 1 IDLE Mode control

0: Disable

1: Enable

This is the IDLE Mode Control bit and determines what happens when the HALT instruction is executed. If this bit is high, when a HALT instruction is executed the devices will enter the IDLE Mode. In the IDLE1 Mode the CPU will stop running but the system clock will continue to keep the peripheral functions operational, if FSYSON bit is high. If FSYSON bit is low, the CPU and the system clock will all stop in IDLE0 mode. If the bit is low the devices will enter the SLEEP Mode when a HALT instruction is executed.

Bit 0

HLCLK: System clock selection 0: $f_H/2 \sim f_H/64$ or f_L

1: f_H

This bit is used to select if the f_H clock or the $f_H/2 \sim f_H/64$ or f_L clock is used as the system clock. When the bit is high the f_H clock will be selected and if low the $f_H/2 \sim f_H/64$ or f_L clock will be selected. When system clock switches from the f_H clock to the f_L clock and the f_H clock will be automatically switched off to conserve power.

Fast Wake-up

To minimise power consumption the devices can enter the SLEEP or IDLE0 Mode, where the system clock source to the devices will be stopped. However when the devices are woken up again, it can take a considerable time for the original system oscillator to restart, stabilize and allow normal operation to resume. To ensure the devices are up and running as fast as possible a Fast Wake-up function is provided, which allow f_{LIRC} , namely LIRC oscillator, to act as a temporary clock to first drive the system until the original system oscillator has stabilised. As the clock source for the Fast Wake-up function is f_{LIRC} , the Fast Wake-up function is only available in the SLEEP1 and IDLE0 modes. When the devices are woken up from the SLEEP0 mode, the Fast Wake-up function has no effect because the f_{LIRC} clock is stopped. The Fast Wake-up enable/disable function is controlled using the FSTEN bit in the SMOD register.

If the HXT oscillator is selected as the NORMAL Mode system clock, and if the Fast Wake-up function is enabled, then it will take one to two t_{LIRC} clock cycles of the LIRC oscillator for the system to wake-up. The system will then initially run under the f_{LIRC} clock source until 1024 HXT clock cycles have elapsed, at which point the HTO flag will switch high and the system will switch over to operating from the HXT oscillator.

If the HIRC oscillators or LIRC oscillator is used as the system oscillator then it will take $15\sim16$ clock cycles of the HIRC or $1\sim2$ cycles of the LIRC to wake up the system from the SLEEP or IDLE0 Mode. The Fast Wake-up bit, FSTEN will have no effect in these cases.


System Oscillator	FSTEN Bit	Wake-up Time (SLEEP0 Mode)	Wake-up Time (SLEEP1 Mode)	Wake-up Time (IDLE0 Mode)	Wake-up Time (IDLE1 Mode)
	0	1024 HXT cycles	1024 HXT cycles		1~2 HXT cycles
нхт	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		1~2 HXT cycles		
HIRC	х	15~16 HIRC cycles	15~16 HIRC cycles		1~2 HIRC cycles
LIRC	х	1~2 LIRC cycles	1~2 LIRC cycles		1~2 LIRC cycles

"x": don't care

Wake-Up Times

Note that if the Watchdog Timer is disabled, which means that the LIRC is off, then there will be no Fast Wake-up function available when these devices wake-up from the SLEEP0 Mode.





Operating Mode Switching and Wake-up

These devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the NORMAL Mode and SLOW Mode is executed using the HLCLK bit and CKS2~CKS0 bits in the SMOD register while Mode Switching from the NORMAL/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether these devices enter the IDLE Mode or the SLEEP Mode is determined by the condition of the IDLEN bit in the SMOD register and FSYSON in the CTRL register.


When the HLCLK bit switches to a low level, which implies that clock source is switched from the high speed clock source, f_{H} to the clock source, $f_{H}/2\sim f_{H}/64$ or f_{L} . If the clock is from the f_{L} , the high speed clock source will stop running to conserve power. When this happens it must be noted that the $f_{H}/16$ and $f_{H}/64$ internal clock sources will also stop running, which may affect the operation of other internal functions such as the TMs. The accompanying flowchart shows what happens when these devices move between the various operating modes.




NORMAL Mode to SLOW Mode Switching

When running in the NORMAL Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the HLCLK bit to "0" and setting the CKS2~CKS0 bits to "000" or "001" in the SMOD register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires these oscillators to be stable before full mode switching occurs. This is monitored using the LTO bit in the SMOD register.







SLOW Mode to NORMAL Mode Switching

In the SLOW Mode the system uses the LIRC low speed system oscillator. To switch back to the NORMAL Mode, where the high speed system oscillator is used, the HLCLK bit should be set to "1" or HLCLK bit is "0", but CKS2~CKS0 is set to "010", "011", "100", "101", "110" or "111". As a certain amount of time will be required for the high frequency clock to stabilise, the status of the HTO bit is checked. The amount of time required for high speed system oscillator stabilization depends upon which high speed system oscillator type is used.

Entering the SLEEP0 Mode

There is only one way for these devices to enter the SLEEP0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT off. When this instruction is executed under the conditions described above, the following will occur:

- The system clock, WDT clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and stopped.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



Entering the SLEEP1 Mode

There is only one way for these devices to enter the SLEEP1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "0" and the WDT on. When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock will be stopped and the application program will stop at the "HALT" instruction, but the WDT will remain with the clock source coming from the f_{LIRC} clock.
- · The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{LIRC} clock as the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE0 Mode

There is only one way for these devices to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction, but the Time Base clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT clock source is selected to come from the f_{LIRC} clock and the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.

Entering the IDLE1 Mode

There is only one way for these devices to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with the IDLEN bit in SMOD register equal to "1" and the FSYSON bit in CTRL register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The system clock and Time Base clock and f_{SUB} clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The WDT will be cleared and resume counting if the WDT is enabled.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of these devices to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on these devices. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator is enabled.

In the IDLE1 Mode the system oscillator is on, if the system oscillator is from the high speed system oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external reset
- An external falling edge on Port A
- A system interrupt
- A WDT overflow

If the system is woken up by an external reset, these devices will experience a full system reset, however, if these devices are woken up by a WDT overflow, a Watchdog Timer reset will be initiated. Although both of these wake-up methods will initiate a reset operation, the actual source of the wake-up can be determined by examining the TO and PDF flags. The PDF flag is cleared by a system power-up or executing the clear Watchdog Timer instructions and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the instruction following the "HALT" instruction, the program will resume execution at the instruction following the "HALT" instruction, the interrupt will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up these devices will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Programming Considerations

The high speed and low speed oscillators both use the same SST counter.

- If these devices are woken up from the SLEEP1 Mode to NORMAL Mode, and the system clock source is from HXT oscillator and FSTEN is "1", the system clock can be switched to the LIRC oscillator after wake up.
- There are peripheral functions, such as WDT and TMs, for which the f_{SYS} is used. If the system clock source is switched from f_H to f_L , the clock source to the peripheral functions mentioned above will change accordingly.
- The on/off condition of f_{SUB} and f_S depends upon whether the WDT is enabled or disabled as the WDT clock source is selected from f_{LIRC} .

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} , which is sourced from the LIRC oscillator. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{18} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register. The LIRC internal oscillator has an approximate period of 32kHz at a supply voltage of 5V.

However, it should be noted that this specified internal clock period can vary with V_{DD} , temperature and process variations. The WDT can be chosen using a configuration option to be always enabled or enabled/disabled using the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable operation. The WRF software reset flag will be indicated in the CTRL register. This register together with a configuration option control the overall operation of the Watchdog Timer.



WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

If the WDT configuration option is selected as "always enabled":

10101 or 01010: WDT Enabled

Other values: Reset MCU

If the WDT configuration option is selected as "Controlled by the WDT control register": 10101: WDT Disabled

01010: WDT Enabled

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after 2~3 LIRC clock cycles and the WRF bit in the CTRL register will be set to 1 to indicate the reset source.

Bit $2 \sim 0$ WS2, WS1, WS0: WDT time-out period selection

 $\begin{array}{l} 000:\ 256/f_{LIRC} \\ 001:\ 512/f_{LIRC} \\ 010:\ 1024/f_{LIRC} \\ 011:\ 2048/f_{LIRC} \\ 100:\ 4096/f_{LIRC} \\ 101:\ 8192/f_{LIRC} \\ 110:\ 16384/f_{LIRC} \\ 111:\ 32768/f_{LIRC} \end{array}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

CTRL Register

Bit	7	6	5	4	3	2	1	0
Name	FSYSON	_	—	_	—	LVRF	LRF	WRF
R/W	R/W	_	—	_	—	R/W	R/W	R/W
POR	0	_	—	_	—	х	0	0

Bit 7	FSYSON: f _{SYS} Control in IDLE Mode Described elsewhere
Bit 6~3	Unimplemented, read as "0"
Bit 2	LVRF: LVR function reset flag Described elsewhere.
Bit 1	LRF: LVR Control register software reset flag Described elsewhere.
Bit 0	 WRF: WDT Control register software reset flag 0: Not occurred 1: Occurred This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.



Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. The Watchdog Timer option, such as always enable or software control is selected using configuration option. With regard to the Watchdog Timer enable/disable function, there are also five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer.

WDT Always Enabled

If the WDT configuration option has selected that the WDT is always enabled, the WE4~WE0 bits still have an effect on the WDT function. When the WE4~WE0 bit value is equal to 01010B or 10101B, the WDT function is enabled. However, if the WE4~WE0 bits are changed to any other values except 01010B and 10101B, which may be caused by external influences such as environmental noise, it will reset the microcontroller after 2~3 LIRC clock cycles.

WDT Enable/Disabled using the WDT Control Register

If the WDT configuration option has selected that the WDT is enabled/disabled using the WDT control register, the WE4~WE0 values can determine which mode the WDT operates in. The WDT will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bit value is equal to 01010B. If the WE4~WE0 bits are set to any other values other than 01010B and 10101B, it will reset the device after 2~3 LIRC clock cycles. After power on these bits will have the value of 01010B.


WDT Configuration Option	WE4 ~ WE0 Bits	WDT Function	
Alwaya Enchlad	01010B or 10101B	Enable	
Always Enabled	Any other value	Reset MCU	
	10101B	Disable	
Controlled by WDTC Register	01010B	Enable	
	Any other value	Reset MCU	

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the Watchdog Timer contents. The first is a WDT reset, which means a value other than 01010B or 10101B is written into the WE4~WE0 bit locations, the second is to use the Watchdog Timer software clear instructions and the third is via a HALT instruction. There is only one method of using software instruction to clear the Watchdog Timer and that is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{18} division ratio is selected. As an example, with the 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the 2^{18} division ratio, and a minimum timeout of 7.8ms for the 2^{8} division ratio.





Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. A hardware reset will of course be automatically implemented after the device is powered-on, however there are a number of other hardware and software reset sources that can be implemented dynamically when the device is running.

Reset Overview

The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program instructions commence execution. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

The devices provide several reset sources to generate the internal reset signal, providing extended MCU protection. The different types of resets are listed in the accompanying table.

No.	Reset Name	Abbreviation	Indication Bit	Register	Notes
1	Power-On Reset	POR	—	—	Auto generated at power on
2	Low-Voltage Reset	LVR	LRF	CTRL	Low VDD voltage
3	Watchdog Reset	WDT	TO	STATUS	—
4	WTDC Register Setting Software Reset	—	WRF	CTRL	Write to WTDC register

Reset Source Summary




Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring both internally and externally:

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.




Note: t_{RSTD} is power-on delay, typical time=50ms



• Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset should the value fall below a certain predefined level.

The LVR function is always enabled with a specific LVR voltage V_{LVR}. If the supply voltage of the device drops to within a range of 0.9V~V_{LVR} such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the CTRL register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V~V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the A.C. characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual V_{LVR} value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after 2~3 LIRC clock cycles. When this happens, the LRF bit in the CTRL register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the power down mode.







LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	0	1	0	1

Bit 7~0 LVS7~LVS0: LVR Voltage Select control

01010101: 2.1V

00110011: 2.55V

10011001: 3.15V

10101010: 3.8V

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after $2 \sim 3$ LIRC clock cycles. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after 2~3 LIRC clock cycles. However in this situation the register contents will be reset to the POR value.


CTRL Register

Bit	7	6	5	4	3	2	1	0		
Name	FSYSON	_	_	_	_	LVRF	LRF	WRF		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	х	0	0		
Bit 7	it 7 FSYSON: f _{SYS} Control in IDLE Mode Describe elsewhere.									
Bit 6~3	Unimple	mented, rea	ad as 0							
Bit 2	 Bit 2 LVRF: LVR function reset flag 0: Not occur 1: Occurred This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program. 									
Bit 1										
Bit 0		VDT Contro be elsewher	U	oftware res	et flag					



Watchdog Time-out Reset during Normal Operation

The Watchdog time-out Reset during normal operation is the same as a Power-on reset except that the Watchdog time-out flag TO will be set to "1".




Note: t_{RSTD} is power-on delay, typical time=16.7ms

WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the A.C. Characteristics for t_{SST} details.



Note: The t_{SST} is 15~16 clock cycles if the system clock source is provided by HIRC. The t_{SST} is 1024 clock for HXT. The t_{SST} is 1~2 clock for LIRC.

WDT Time-out Reset during SLEEP or IDLE Timing Chart

WDTC Register Software Reset

A WDTC software reset will be generated when a value other than "10101" or "01010", exist in the highest five bits of the WDTC register. The WRF bit in the CTRL register will be set high when this occurs, thus indicating the generation of a WDTC software reset.

• WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4, WE3, WE2, WE1, WE0: WDT Software Control 10101: WDT Disable 01010: WDT Enable (default)

Other: MCU reset

Bit 2~0 WS2, WS1, WS0: WDT time-out period selection Described elsewhere



Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	RESET Conditions		
0	0	'ower-on reset		
u	u	LVR reset during NORMAL or SLOW Mode operation		
1	u	WDT time-out reset during NORMAL or SLOW Mode operation		
1	1	WDT time-out reset during IDLE or SLEEP Mode operation		

[&]quot;u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After RESET
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT	Clear after reset, WDT begins counting
Timer Modules	Timer Counter will be turned off
Input/Output Ports	I/O ports will be setup as inputs, and AN0~AN3 as A/D input pins
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

		WDT Time-out/WDTC	
Register	Reset (Power On)	Software Reset (Normal Operation)	WDT Time-out (HALT)*
IAR0	0000 0000	0000 0000	
MP0	XXXX XXXX		
IAR1	0000 0000	0000 0000	
MP1	xxxx xxxx		
BP	0	0	u
ACC	 		
PCL	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx		
TBLH	XXXX XXXX XXXX XXXX		
ТВНР	X X	u u	u u
STATUS	00 xxxx	1u uuuu	11 uuuu
SMOD	0000 0011	0000 0011	
INTEG	0 0	0 0	u u
INTCO	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	
MFI0	0000	0000	uuuu
MFI1	0000	0000	
PA	1111 1111	1111 1111	uuuu
PAC	1111 1111	1111 1111	
PAC			
PAPU		0000 0000	
PRM			
	0000 0000	0000 0000	<u>uuuu uuuu</u>
	0101 0101	0101 0101	
WDTC	0101 0011	0101 0011	
TBC CTRL	0011 -111	0011 - 111	<u>uuuu -uuu</u>
	0 x 0 0	0yyy	u u u u
EEA EED	0 0000		u uuuu
ADRL(ADRFS=0)			
	X X X X	X X X X	<u>uuuu</u>
ADRL(ADRFS=1)	XXXX XXXX	XXXX XXXX	
ADRH(ADRFS=0)	XXXX XXXX	XXXX XXXX	
ADRH(ADRFS=1)	XXXX	XXXX	uuuu
ADCR0	011000	011000	uuu- uuuu
ADCR1	00-0 -000	00-0 -000	
ACER	1111	1111	uuuu
TMPC	0101	0101	uuuu
TM0C0	0000 0000	0000 0000	
TM0C1	0000 0000	0000 0000	
TMODL	0000 0000	0000 0000	
TMODH	0 0	0 0	u u
TMOAL	0000 0000	0000 0000	
TM0AH	0 0	0 0	u u
TM1C0	0000 0000	0000 0000	<u>uuuu uuuu</u>
TM1C1	0000 0000	0000 0000	
TM1DL	0000 0000	0000 0000	<u>uuuu uuuu</u>
TM1DH	0 0	0 0	u u
TM1AL	0000 0000	0000 0000	uuuu uuuu



Register	Reset (Power On)	WDT Time-out/WDTC Software Reset (Normal Operation)	WDT Time-out (HALT)*
TM1AH	00	00	u u
EEC	0000	0000	uuuu

Note: "-" stands for not implement

"u" stands for unchanged

"x" stands for unknown

"y" stands for "by register bit function"

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA. This I/O port is mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. The I/O port can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PAWU	D7	D6	D5	D4	D3	D2	D1	D0				
PAPU	D7	D6	D5	D4	D3	D2	D1	D0				
PAC	D7	D6	D5	D4	D3	D2	D1	D0				
PA	D7	D6	D5	D4	D3	D2	D1	D0				
PRM	PRMS7	PRMS6	PRMS5	PRMS4	PRMS3	PRMS2	PRMS1	PRMS0				

I/O Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. The pull-high resistor is selected using register, PAPU, and is implemented using weak PMOS transistors.



PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 I/O Port A bit 7~bit 0 Pull-high Control 0: Disable

1: Enable

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU: Port A bit 7~bit 0 Wake-up Control 0: Disable 1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PAC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit 7~0

I/O Port A bit 7 ~ bit 0 Input/Output Control 0: Output

^{1:} Input



Pin-remapping Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. The way in which the pin function of each pin is selected is different for each function and a priority order is established where more than one pin function is selected simultaneously. Additionally there is a PRM register to establish certain pin functions. Generally speaking, the analog function has higher priority than the digital function.

Pin-remapping Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes.


PRM Register

Register				В	it			
Name	7	6	5	4	3	2	1	0
Name	PRMS7	PRMS6	PRMS5	PRMS4	PRMS3	PRMS2	PRMS1	PRMS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7~6	00: TC 01: TC 10: Un	~ PRMS6: 7K1 on PA2 7K1 on PA7 1defined 7K1 on PA4		remapping	function sel	ection bit		
Bit 5	0: TCF	: TCK0 pin K0 on PA7 K0 on PA6	-remapping	g function s	election bit			
Bit 4	0: TP1	: TP1_0 pir _0 on PA6 _0 on PA7	n-remappin	g function s	selection bi	t		
Bit 3	0: TP0	: TP0_1 pir _1 on PA5 _1 on PA1	n-remappin	g function s	selection bi	t		
Bit 2	0: TP0	: TP0_0 pir _0 on PA2 _0 on PA0	n-remappin	g function s	selection bi	t		
Bit 1~0	00: IN 01: IN 10: IN	~ PRMS0: T on PA5 T on PA2 T on PA3 T on PA7	INT pin-rei	napping fu	nction selec	ction bit		




I/O Pin Structures

The accompanying diagrams illustrate the internal structures of some generic I/O pin types. As the exact logical construction of the I/O pin will differ from these drawings, they are supplied as a guide only to assist with the functional understanding of the I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



Generic Input/Output Structure



A/D Input/Output Structure



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control register will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control register, PAC, is then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data register, PA, is first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

The power-on reset condition of the A/D converter control registers ensures that any A/D input pins which are always shared with other I/O functions will be setup as analog inputs after a reset. Although these pins will be configured as A/D inputs after a reset, the A/D converter will not be switched on. It is therefore important to note that if it is required to use these pins as I/O digital input pins or as other functions, the A/D converter control registers must be correctly programmed to remove the A/D function. Note also that as the A/D channel is enabled, any internal pull-high resistor connections will be removed.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions each device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Compare Match Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

Introduction

The devices contain two TMs with each TM having a reference name of TM0 and TM1. Each individual TM can be categorised as a certain type, namely Compact Type TM, so called CTM. The main features of the TMs are summarised in the accompanying table.

Function	СТМ
Timer/Counter	\checkmark
Compare Match Output	\checkmark
PWM Channels	1
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

TM Function Summary



TM Operation

These two TMs offer a range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the TnCK2~TnCK0 bits in the TM control registers. The clock source can be a ratio of either the system clock f_{SYS} or the internal high clock f_{H} , the f_{LIRC} clock source or the external TCKn pin. Note that setting these bits to the value 101 will select a reserved clock input, in effect disconnecting the TM clock source. The TCKn pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins


Each of the TMs has one TM input pin, with the label TCKn. The TM input pin, is essentially a clock source for the TM and is selected using the TnCK2~TnCK0 bits in the TMnC0 register. This external TM input pin allows an external clock source to drive the internal TM. This external TM input pin is shared with other functions but will be connected to the internal TM if selected using the TnCK2~TnCK0 bits. The TM input pin can be chosen to have either a rising or falling active edge.


The TMs each have two output pins with the label TPn_0 and TPn_1. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external TPn_0 and TPn_1 output pins are also the pins where the TM generates the PWM output waveform. As the TPn_0 and TPn_1 pins are pin-shared with other functions, the TPn_0 or TPn_1 pin function is enabled or disabled according to the internal TM on/off control, operation mode and output control settings. When the corresponding TM configuration selects the TPn_0 or TPn_1 pin to be used as an output pin, the associated pin will be setup as an external TM output pin. If the TM configuration determines that the TPn_0 or TPn_1 pin function is not used, the associated pin will be controlled by other pin-shared functions. The details of the TPn_0 or TPn_1 pin for each TM and device are provided in the accompanying table.

Device	TM0	TM1
HT66F005/HT66F006	TP0_0, TP0_1	TP1_0, TP1_1









HT66F005/HT66F006 TM Function Pin Control Block Diagram



TM Input/Output Pin Control Registers

Selecting to have a TM input/output or whether to retain its other shared function is implemented using one register, with a single bit in each register corresponding to a TM input/output pin. Setting the bit high will setup the corresponding pin as a TM input/output, if reset to zero the pin will retain its original other function.


TMPC Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	_	_	T1CP1	T1CP0	T0CP1	T0CP0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	1	0	1
bit 7 ~ 4	it $7 \sim 4$ Unimplemented, read as "0"							
1	ma cond		G 1					

	1
bit 3	T1CP1: TP1_1 pin Control 0: Disable 1: Enable
bit 2	T1CP0: TP1_0 pin Control 0: Disable 1: Enable
bit 1	T0CP1: TP0_1 pin Control 0: Disable 1: Enable
bit 0	T0CP0: TP0_0 pin Control 0: Disable 1: Enable

Programming Considerations

The TM Counter Registers and the Capture/Compare CCRA registers, being 10-bit, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.





The following steps show the read and write procedures:


- Writing Data to CCRA
 - Step 1. Write data to Low Byte TMxAL
 note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte TMxAH
 - here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- Reading Data from the Counter Registers and CCRA
 - Step 1. Read data from the High Byte TMxDH, TMxAH
 - here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte TMxDL, TMxAL
 - this step reads data from the 8-bit buffer.

As the CCRA register is implemented in the way shown in the following diagram and accessing this register is carried out in a specific way described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named TMxAL, in the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.

Compact Type TM – CTM

The Compact TM type contains three operating modes, which are Compare Match Output, Timer/ Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.

СТМ	Name	TM No.	TM Input Pin	TM Output Pin
HT66F005/HT66F006	10-bit CTM	0, 1	TCK0, TCK1	TP0_0, TP0_1, TP1_0, TP1_1



Compact Type TM Block Diagram (n=0, 1)

59



Compact TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is 3-bit wide whose value is compared with the highest three bits in the counter while the CCRA is 10-bit wide and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the TnON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a TM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control an output pin. All operating setup conditions are selected using relevant internal registers.

Compact Type TM Register Description

Overall operation of the Compact TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TMPC		—	—	_	T1CP1	T1CP0	T0CP1	T0CP0
TMnC0	TnPAU	TnCK2	TnCK1	TnCK0	TnON	TnRP2	TnRP1	TnRP0
TMnC1	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnDPX	TnCCLR
TMnDL	D7	D6	D5	D4	D3	D2	D1	D0
TMnDH		_	—	_	_	—	D9	D8
TMnAL	D7	D6	D5	D4	D3	D2	D1	D0
TMnAH		_					D9	D8

Compact TM Register List (n=0 or 1)

TMnDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TMnDL:** TMn Counter Low Byte Register bit 7~bit 0 TMn 10-bit Counter bit 7~bit 0

TMnDH Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	_	—	_	_	D9	D8
R/W	_	—	_	_	—	—	R	R
POR	—	—	_	—	—	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TMnDH:** TMn Counter High Byte Register bit 1~bit 0 TMn 10-bit Counter bit 9~bit 8



TMnAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **TMnAL:** TMn CCRA Low Byte Register bit 7~bit 0 TMn 10-bit CCRA bit 7~bit 0

TMnAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	_	—	—	_	D9	D8
R/W	—	_	_	_	—	_	R/W	R/W
POR	—	—	_	_	—		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **TMnAH:** TMn CCRA High Byte Register bit 1~bit 0 TMn 10-bit CCRA bit 9~bit 8

TMnC0 Register

Bit	7	6	5	4	3	2	1	0
Name	TnPAU	TnCK2	TnCK1	TnCK0	TnON	TnRP2	TnRP1	TnRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 TnPAU: TMn Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the TM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 TnCK2~TnCK0: Select TMn Counter clock

000: $f_{SYS}/4$

- 001: f_{sys}
- 010: $f_{\rm H}/16$
- 011: f_H/64
- 100: flirc
- 101: Undefined
- 110: TCKn rising edge clock

111: TCKn falling edge clock

These three bits are used to select the clock source for the TM. Selecting the Reserved clock input will effectively disable the internal counter. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{LIRC} are other internal clocks, the details of which can be found in the oscillator section.



Bit 3

TnON: TMn Counter On/Off Control

0: Off

1: On

This bit controls the overall on/off function of the TM. Setting the bit high enables the counter to run, clearing the bit disables the TM. Clearing this bit to zero will stop the counter from counting and turn off the TM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value.

If the TM is in the Compare Match Output Mode then the TM output pin will be reset to its initial condition, as specified by the TnOC bit, when the TnON bit changes from low to high.

Bit 2~0

TnRP2~TnRP0: TMn CCRP 3-bit register, compared with the TMn Counter bit 9~bit 7 Comparator P Match Period

000: 1024 TMn clocks 001: 128 TMn clocks 010: 256 TMn clocks 011: 384 TMn clocks 100: 512 TMn clocks 101: 640 TMn clocks 110: 768 TMn clocks 111: 896 TMn clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the TnCCLR bit is set to zero. Setting the TnCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.



TMnC1 Register

Bit	7	6	5	4	4 3		1	0
Name	TnM1	TnM0	TnIO1	TnIO0	TnOC	TnPOL	TnDPX	TnCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 TnM1~TnM0: Select TMn Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Mode

00: No change

11: Timer/Counter Mode

Compare Match Output Mode

These bits setup the required operating mode for the TM. To ensure reliable operation the TM should be switched off before any changes are made to the TnM1 and TnM0 bits. In the Timer/Counter Mode, the TM output pin control must be disabled.

Bit 5~4 **TnIO1~TnIO0:** Select TPn_0, TPn_1 output function

01: Output low
10: Output high
11: Toggle output
PWM Mode
00: PWM Output inactive state
01: PWM Output active state
10: PWM output
11: Undefined
Timer/counter Mode
unused
These two bits are used to determine how the TM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the TM is running.

In the Compare Match Output Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a compare match occurs from the Comparator A. The TM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the TM output pin should be setup using the TnOC bit in the TMnC1 register. Note that the output level requested by the TnIO1 and TnIO0 bits must be different from the initial value setup using the TnOC bit otherwise no change will occur on the TM output pin when a compare match occurs. After the TM output pin changes state it can be reset to its initial level by changing the level of the TnON bit from low to high.

In the PWM Mode, the TnIO1 and TnIO0 bits determine how the TM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the TnIO1 and TnIO0 bits only after the TMn has been switched off. Unpredictable PWM outputs will occur if the TnIO1 and TnIO0 bits are changed when the TM is running.



Bit 3 TnOC: TPn_0, TPn_1 Output control bit Compare Match Output Mode 0: Initial low 1: Initial high PWM Mode 0: Active low 1: Active high This is the output control bit for the TM output pin. Its operation depends upon whether TM is being used in the Compare Match Output Mode or in the PWM Mode. It has no effect if the TM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of he TM output pin before a compare match occurs. In the PWM Mode it determines if the PWM signal is active high or active low. Bit 2 TnPOL: TPn 0, TPn 1 Output polarity Control 0: Non-invert 1: Invert This bit controls the polarity of the TPn 0 or TPn 1 output pin. When the bit is set high the TM output pin will be inverted and not inverted when the bit is zero. It has no effect if the TM is in the Timer/Counter Mode. Bit 1 TnDPX: TMn PWM period/duty Control 0: CCRP - period; CCRA - duty 1: CCRP - duty; CCRA - period This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform. Bit 0 TnCCLR: Select TMn Counter clear condition 0: TMn Comparator P match 1: TMn Comparator A match This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of

Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the TnCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The TnCCLR bit is not used in the PWM Mode.



Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Mode or Timer/Counter Mode. The operating mode is selected using the TnM1 and TnM0 bits in the TMnC1 register.


Compare Match Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the TnCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match occurs from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both TnAF and TnPF interrupt request flags for the Comparator A and Comparator P respectively, will both be generated.

If the TnCCLR bit in the TMnC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the TnAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when TnCCLR is high no TnPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the TnAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the TM output pin will change state. The TM output pin condition however only changes state when a TnAF interrupt request flag is generated after a compare match occurs from Comparator A. The TnPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the TM output pin. The way in which the TM output pin changes state are determined by the condition of the TnIO1 and TnIO0 bits in the TMnC1 register. The TM output pin can be selected using the TnIO1 and TnIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the TM output pin, which is setup after the TnON bit changes from low to high, is setup using the TnOC bit. Note that if the TnIO1 and TnIO0 bits are zero then no pin change will take place.






Compare Match Output Mode – TnCCLR=0

- Note: 1. With TnCCLR=0, a Comparator P match will clear the counter
 - 2. The TM output pin is controlled only by the TnAF flag
 - 3. The output pin is reset to its initial state by a TnON bit rising edge





Compare Match Output Mode – TnCCLR=1

- Note: 1. With TnCCLR=1, a Comparator A match will clear the counter
 - 2. The TM output pin is controlled only by the TnAF flag
 - 3. The output pin is reset to its initial state by a TnON bit rising edge
 - 4. The TnPF flag is not generated when TnCCLR=1



Timer/Counter Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the TM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the TM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits TnM1 and TnM0 in the TMnC1 register should be set to 10 respectively. The PWM function within the TM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the TM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM mode, the TnCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the TnDPX bit in the TMnC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The TnOC bit in the TMnC1 register is used to select the required polarity of the PWM waveform while the two TnIO1 and TnIO0 bits are used to enable the PWM output or to force the TM output pin to a fixed high or low level. The TnPOL bit is used to reverse the polarity of the PWM output waveform.

CTM, PWM Mode, Edge-aligned Mode, TnDPX=0

CCRP	001b	010b	011b	100b 101b		110b	111b	000b
Period	128	256	384	512	640	768	896	1024
Duty				CC	RA			

If f_{SYS}=16MHz, TM clock source is f_{SYS}/4, CCRP=100b and CCRA=128,

The CTM PWM output frequency=(f_{SYS}/4)/512=f_{SYS}/2048=7.8125 kHz, duty=128/512=25%.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

CTM, PWM Mode, Edge-aligned Mode, TnDPX=1


CCRP	001b	010b	011b	100b	101b	110b	111b	000b				
Period	CCRA											
Duty	128	256	384	512	640	768	896	1024				

The PWM output period is determined by the CCRA register value together with the TM clock while the PWM duty cycle is defined by the CCRP register value.





PWM Mode – TnDPX=0





2. A counter clear sets the PWM Period

3. The internal PWM function continues even when TnIO [1:0]=00 or 01

4. The TnCCLR bit has no influence on PWM operation







- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when TnIO [1:0]=00 or 01
- 4. The TnCCLR bit has no influence on PWM operation



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Overview

The devices contain a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value.

Part No.	Input Channels	A/D Channel Select Bits	Input Pins
HT66F005/HT66F006	4	ACS4, ACS1~ACS0	AN0~AN3

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



A/D Converter Register Description

Overall operation of the A/D converter is controlled using five registers. A read only register pair exists to store the ADC data 12-bit value. The remaining three registers are control registers which setup the operating and control function of the A/D converter.

Desister Nome				В	it			
Register Name	7	6	5	4	3	2	1	0
ADRL(ADRFS=0)	D3	D2	D1	D0	_	—	—	—
ADRL(ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
ADRH(ADRFS=0)	D11	D10	D9	D8	D7	D6	D5	D4
ADRH(ADRFS=1)	_	—	—	—	D11	D10	D9	D8
ADCR0	START	EOCB	ADOFF	ADRFS	_	—	ACS1	ACS0
ADCR1	ACS4	V125EN	—	VREFS	_	ADCK2	ADCK1	ADCK0
ACER		_		—	ACE3	ACE2	ACE1	ACE0

A/D Converter Register List



A/D Converter Data Registers – ADRL, ADRH

As the devices contain an internal 12-bit A/D converter, they require two data registers to store the converted value. These are a high byte register, known as ADRH, and a low byte register, known as ADRL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the ADCR0 register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero.

ADRFS		ADRH									ADRL						
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	
1	0	0	0	0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	

A/D Data Registers

A/D Converter Control Registers – ADCR0, ADCR1, ACER

To control the function and operation of the A/D converter, three control registers known as ADCR0, ADCR1 and ACER are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter end of conversion status. The ACS1~ACS0 bits in the ADCR0 register and ACS4 bit is the ADCR1 register define the ADC input channel number. As the device contains only one actual analog to digital converter hardware circuit, each of the individual 4 analog inputs must be routed to the converter. It is the function of the ACS4 and ACS1~ACS0 bits to determine which analog channel input pins or internal 1.25V is actually connected to the internal A/D converter.

The ACER control register contains the ACE3~ACE0 bits which determine which pins on PA0~PA3 are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. Setting the corresponding bit high will select the A/D input function, clearing the bit to zero will select either the I/O or other pin-shared function. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistors connected to these pins will be automatically removed if the pin is selected to be an A/D input.



ADCR0 Register

Bit	7	6	5	4	3	2	1	0		
Name	START	EOCB	ADOFF	ADRFS	_	_	ACS1	ACS0		
R/W	R/W	R	R/W	R/W	_	_	R/W	R/W		
POR	0	1	1	0	—	—	0	0		
Bit 7	 START: Start the A/D conversion 0→1→0: Start 0→1: Reset the A/D converter and set EOCB to "1" This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process. 									
Bit 6	 When the bit is set high the A/D converter will be reset. EOCB: End of A/D conversion flag 0: A/D conversion ended 1: A/D conversion in progress This read only flag is used to indicate when an A/D conversion process has completed. When the conversion process is running, the bit will be high. 									
Bit 5	 When the conversion process is running, the bit will be high. ADOFF : ADC module power on/off control bit 0: ADC module power on 1: ADC module power off This bit controls the power to the A/D internal function. This bit should be cleared to zero to enable the A/D converter. If the bit is set high then the A/D converter will be switched off reducing the device power consumption. As the A/D converter will consume a limited amount of power, even when not executing a conversion, this may be an important consideration in power sensitive battery powered applications. Note: 1. it is recommended to set ADOFF=1 before entering IDLE/SLEEP Mode for saving power. 									
Bit 4	 2. ADOFF=1 will power down the ADC module. ADRFS: ADC Data Format Control 0: ADC Data MSB is ADRH bit 7, LSB is ADRL bit 4 1: ADC Data MSB is ADRH bit 3, LSB is ADRL bit 0 This bit controls the format of the 12-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section. 									
Bit 3~2	Unimple	mented, rea	ad as "0"							
Bit 1~0	ACS2, A 000: A 001: A 010: A 011: A	N0 N1 N2	0: Select A	/D channel	(when ACS	54 is "0")				



ADCR1 Register

Bit 6

Bit	7	6	5	4	3	2	1	0		
Name	ACS4	V125EN	_	VREFS		ADCK2	ADCK1	ADCK0		
R/W	R/W	R/W	_	R/W		R/W	R/W	R/W		
POR	0	0	_	0		0	0	0		
Bit 7										

ACS4: Select Internal 1.25V bandgap voltage as ADC input

0: Disable

1: Enable

This bit enables the1.25V bandgap voltage to be connected to the A/D converter. The V125EN bit must first have been set to enable the bandgap circuit 1.25V voltage to be used by the A/D converter. When the ACS4 bit is set high, the bandgap 1.25V voltage will be routed to the A/D converter and the other A/D input channels disconnected.

V125EN: Internal 1.25V Control

0: Disable

1: Enable

This bit controls the internal Bandgap circuit on/off function to the A/D converter. When the bit is set high the bandgap voltage 1.25V can be used as an A/D converter input. If the bandgap voltage 1.25V is not used by the A/D converter and the LVR/LVD function is disabled then the bandgap reference circuit will be automatically switched off to conserve power. When 1.25V is switched on for use by the A/D converter, a time t_{BG} should be allowed for the bandgap circuit to stabilise before implementing an A/D conversion.

Bit 5 Unimplemented, read as "0"

Bit 4 **VREFS:** Select ADC reference voltage

- 0: Internal ADC power
- 1: VREF pin

This bit is used to select the reference voltage for the A/D converter. If the bit is high, then the A/D converter reference voltage is supplied on the external VREF pin. If the pin is low, then the internal reference is used which is taken from the power supply pin VDD.

Bit 3 Unimplemented, read as "0"

ADCK2, ADCK1, ADCK0: Select ADC clock source Bit 2~0

- 000: fsys 001: f_{SYS}/2 010: f_{SYS}/4 011: f_{SYS}/8 100: fsys/16 101: fsys/32
- 110: f_{SYS}/64
- 111: Undefined

These three bits are used to select the clock source for the A/D converter.



ACER Register

Bit	7	6	5	4	3	2	1	0		
Name		—	_	_	ACE3	ACE2	ACE1	ACE0		
R/W		—	_	—	R/W	R/W	R/W	R/W		
POR		_	_	—	1	1	1	1		
Bit 7~4	~4 Unimplemented, read as "0"									
Bit 3	ACE3: Define PA3 is A/D input or not 0: Not A/D input 1: A/D input, AN3									
Bit 2	ACE2: Define PA2 is A/D input or not 0: Not A/D input 1: A/D input, AN2									
Bit 1	ACE1: Define PA1 is A/D input or not 0: Not A/D input 1: A/D input, AN1									
Bit 0	1: A/D input, AN1 ACE0: Define PA0 is A/D input or not 0: Not A/D input 1: A/D input, AN0									

A/D Operation

The START bit in the ADCR0 register is used to start and reset the A/D converter. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated. When the START bit is brought from low to high but not low again, the EOCB bit in the ADCR0 register will be set high and the analog to digital converter will be reset. It is the START bit that is used to control the overall start operation of the internal analog to digital converter.

The EOCB bit in the ADCR0 register is used to indicate when the analog to digital conversion process is complete. This bit will be automatically set to 0 by the microcontroller after a conversion cycle has ended. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can be used to poll the EOCB bit in the ADCR0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the ADCK2~ADCK0 bits in the ADCR1 register.

Although the A/D clock source is determined by the system clock f_{SYS} , and by bits ADCK2~ADCK0, there are some limitations on the A/D clock source speed range that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10µs, care must be taken for selected system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the ADCK2~ADCK0 bits should not be set to 000B or 110B. Doing so will give A/D clock periods that are less than the minimum A/D clock period or greater than the maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where, depending upon the device, special care must be taken, as the values may be less than the specified minimum A/D Clock Period.

	A/D Clock Period (t _{ADCK})										
fsys	ADCK2, ADCK1, ADCK0 =000 (f _{SYS})	ADCK2, ADCK1, ADCK0 =001 (f _{SYS} /2)	ADCK2, ADCK1, ADCK0 =010 (f _{SYS} /4)	ADCK2, ADCK1, ADCK0 =011 (f _{SYS} /8)	ADCK2, ADCK1, ADCK0 =100 (f _{SYS} /16)	ADCK2, ADCK1, ADCK0 =101 (f _{SYS} /32)	ADCK2, ADCK1, ADCK0 =110 (f _{sys} /64)	ADCK2, ADCK1, ADCK0 =111			
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	Undefined			
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	Undefined			
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	Undefined			
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	Undefined			
12MHz	83ns*	167ns*	333ns*	667ns	1.33µs	2.67µs	5.33µs	Undefined			

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADOFF bit in the ADCR0 register. This bit must be zero to power on the A/D converter. When the ADOFF bit is cleared to zero to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs by clearing the ACE3~ACE0 bits in the ACER register, if the ADOFF bit is zero then some power will still be consumed. In power conscious applications it is therefore recommended that the ADOFF is set high to reduce power consumption when the A/D converter function is not being used.


The reference voltage supply to the A/D Converter can be supplied from either the positive power supply pin, VDD, or from an external reference sources supplied on pin VREF. The desired selection is made using the VREFS bit. As the VREF pin is pin-shared with other functions, when the VREFS bit is set high, the VREF pin function will be selected and the other pin functions will be disabled automatically.

A/D Input Pins

All of the A/D analog input pins are pin-shared with the I/O pins on PA3~PA0 as well as other functions. The ACE3~ ACE0 bits in the ACER register determines whether the input pins are setup as A/D converter analog inputs or whether they have other functions. If the ACE3~ ACE0 bits for its corresponding pin is set high then the pin will be setup to be an A/D converter input and the original pin functions disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull-high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the PAC port control register to enable the A/D input as when the ACE3~ ACE0 bits enable an A/D input, the status of the port control register will be overridden.

The A/D converter has its own reference voltage pin VREF however the reference voltage can also be supplied from the power supply pin, a choice which is made through the VREFS bit in the ADCR1 register. The analog input values must not be allowed to exceed the value of VREF.





Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits ADCK2~ADCK0 in the ADCR1 register.

• Step 2

Enable the A/D by clearing the ADOFF bit in the ADCR0 register to zero.

• Step 3

Select which channel is to be connected to the internal A/D converter by correctly programming the ACS4, ACS1~ACS0 bits which are also contained in the ADCR1 and ADCR0 register.

• Step 4

Select which pins are to be used as A/D inputs and configure them by correctly programming the ACE3~ACE0 bits in the ACER register.

• Step 5

If the interrupts are to be used, the interrupt control registers must be correctly configured to ensure the A/D converter interrupt function is active. The master interrupt control bit, EMI, and the A/D converter interrupt bit, ADE, must both be set high to do this.

• Step 6

The analog to digital conversion process can now be initialised by setting the START bit in the ADCR0 register from low to high and then low again. Note that this bit should have been originally cleared to 0.


• Step 7

To check when the analog to digital conversion process is complete, the EOCB bit in the ADCR0 register can be polled. The conversion process is complete when this bit goes low. When this occurs the A/D data register ADRL and ADRH can be read to obtain the conversion value. As an alternative method, if the interrupts are enabled and the stack is not full, the program can wait for an A/D interrupt to occur.

Note: When checking for the end of the conversion process, if the method of polling the EOCB bit in the ADCR0 register is used, the interrupt enable step above can be omitted.

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $16t_{ADCK}$ where t_{ADCK} is equal to the A/D clock period.





Programming Considerations

During microcontroller operates where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by setting bit ADOFF high in the ADCR0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

The power-on reset condition of the A/D converter control registers will ensure that the shared function pins are setup as A/D converter inputs. If any of the A/D converter input pins are to be used for other functions, then the A/D converter control register bits must be properly setup to disable the A/D input configuration.

A/D Transfer Function

As the devices contain a 12-bit A/D converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the V_{DD} or V_{REF} voltage, this gives a single bit analog input value of V_{DD} or V_{REF} divided by 4096.


1 LSB=(V_{DD} or V_{REF})÷4096

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value × (V_{DD} or V_{REF})÷4096

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{DD} or V_{REF} level.





A/D Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the EOCB bit in the ADCR0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example 1: using an EOCB polling method to detect the end of conversion

clr	ADE	; disable ADC interrupt	
mov	a,03H	· *	
	ADCR1,a	; select $f_{\mbox{sys}}/8$ as A/D clock and switch off 1.25V	
clr	ADOFF		
mov	a,OFh	; setup ACER to configure pins AN0~AN3	
mov	ACER, a		
mov	a,00h		
mov	ADCR0,a	; enable and connect ANO channel to $\ensuremath{A}\xspace/\ensuremath{D}\xspace$ converter	
:			
star	t_conversion:		
	clr START	; high pulse on start bit to initiate conversion	
	set START	; reset A/D	
	clr START	; start A/D	
poll	ing_EOC:		
	sz EOCB	; poll the ADCRO register EOCB bit to detect end	
		; of A/D conversion	
	jmp polling_EOC	; continue polling	
	mov a, ADRL	; read low byte conversion result value	
	mov ADRL_buffer,a	; save result to user defined register	
	mov a, ADRH	; read high byte conversion result value	
	mov ADRH_buffer,a	; save result to user defined register	
:			
:			
jmp	start_conversion	; start next a/d conversion	



Example 2: using the interrupt method to detect the end of conversion

	ADE	; disable ADC interrupt
	a,03H	\cdot coloct f $/2$ as $1/2$ clock and writch off 1 250
	ADCR1,a ADOFF	; select $f_{\mbox{sys}}/8$ as A/D clock and switch off $1.25V$
	a,OFh	; setup ACER to configure pins AN0~AN3
		, Setup ACER to configure prins ANO-ANS
	ACER, a	
	a,00h	
	ADCR0,a	; enable and connect ANO channel to A/D converter
Star	rt_conversion:	bish sules as one bit to initiate second in
	clr START	; high pulse on START bit to initiate conversion
	set START	; reset A/D
	clr START	; start A/D
	clr ADF	; clear ADC interrupt request flag
	set ADE	; enable ADC interrupt
	set EMI	; enable global interrupt
:		
:		
		; ADC interrupt service routine
ADC_	_ISR:	
	—	; save ACC to user defined memory
	mov a,STATUS	
	mov status_stack,a	; save STATUS to user defined memory
:		
:		
	mov a, ADRL	; read low byte conversion result value
	—	; save result to user defined register
	mov a, ADRH	; read high byte conversion result value
	mov adrh_buffer,a	; save result to user defined register
:		
:		
EXII	_INT_ISR:	
	mov a,status_stack	
	mov STATUS,a	; restore STATUS from user defined memory
	mov a,acc_stack	; restore ACC from user defined memory
	reti	



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and internal interrupts functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as the TMs, Time Base, EEPROM and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers depends upon the device chosen but fall into three categories. The first is the INTCO~INTC1 registers which setup the primary interrupts, the second is the MFI0~MFI1 registers which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual interrupts as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes	
Global	EMI	—	—	
INT Pin	INTE	INTF	—	
Multi-function	MFnE	MFnF	n=0~1	
A/D Converter	ADE	ADF	—	
Time Base	TBnE	TBnF	n=0~1	
EEPROM	DEE	DEF	—	
тм	TnPE	TnPF	- n=0~1	
	TnAE	TnAF		

Interrupt Register Bit Naming Conventions

Interrupt Register List STOP HERE 19/12

Name	Bit											
Name	7	6	5	4	3	2	1	0				
INTEG	—	—	_	—	_	—	INTS1	INTS0				
INTC0	—	MF0F	TB0F	INTF	MF0E	TB0E	INTE	EMI				
INTC1	TB1F	ADE	DEF	MF1F	TB1E	ADE	DEE	MF1E				
MFI0	—	—	T0AF	T0PF	_	—	T0AE	T0PE				
MFI1	—	—	T1AF	T1PF	_	—	T1AE	T1PE				



INTEG Register

Bit	7	6	5	4	3	2	1	0
Name		—	_	—		—	INTS1	INTS0
R/W	_	—	_	—		—	R/W	R/W
POR		_		_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INT0S1~INT0S0: interrupt edge control for INT pin

00: Disable

- 01: Rising edge
- 10: Falling edge
- 11: Both rising and falling edges

INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name		MF0F	TB0F	INTF	MF0E	TB0E	INTE	EMI
R/W	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR		0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0" Bit 6 MEOE: Multi function 0 Inter-

Bit 6	MF0F: Multi-function 0 Interrupt request flag 0: No request 1: Interrupt request
Bit 5	TB0F: Time Base 0 Interrupt request flag 0: No request 1: Interrupt request
Bit 4	INTF: INT interrupt request flag 0: No request 1: Interrupt request
Bit 3	MF0E: Multi-function 0 Interrupt control 0: Disable 1: Enable
Bit 2	TB0E: Time Base 0 interrupt control 0: Disable 1: Enable
Bit 1	INTE: INT interrupt control 0: Disable 1: Enable
Bit 0	EMI: Global interrupt control 0: Disable 1: Enable



INTC1 Register

Bit	7	6	5	4	3	2	1	0			
Name	TB1F	ADF	DEF	MF1F	TB1E	ADE	DEE	MF1E			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
POR	0	0	0	0	0	0	0	0			
Bit 7	0: No 1	TB1F: Time Base 1 Interrupt request flag 0: No request 1: Interrupt request									
Bit 6	ADF: A/D Converter interrupt request flag 0: No request 1: Interrupt request										
Bit 5	0: No 1	DEF: Data EEPROM Interrupt request flag 0: No request 1: Interrupt request									
Bit 4	0: No 1	Multi-funct request rrupt request		upt request	flag						
Bit 3	TB1E: 7 0: Disa 1: Ena		Interrupt	control							
Bit 2	0: Disa	ADE: A/D Converter interrupt control 0: Disable 1: Enable									
Bit 1	DEE: Data EEPROM Interrupt control 0: Disable 1: Enable										
Bit 0	MF1E: 0: Disa 1: Ena	able	ion 1 Interi	rupt control							



MFI0 Register

Bit	7	6	5	4	3	2	1	0
Name		_	T0AF	T0PF	_	_	T0AE	T0PE
R/W		—	R/W	R/W	—	—	R/W	R/W
POR			0	0	—	—	0	0
Bit 7~6	Unimple	mented, rea	ad as "0"					
Bit 5	0: No 1	FM0 Compa request rrupt request		tch interrup	ot request fl	ag		
Bit 4	TOPF: TM0 Comparator P match interrupt request flag 0: No request 1: Interrupt request							
Bit 3~2	Unimplemented, read as "0"							
Bit 1	T0AE: TM0 Comparator A match interrupt control 0: Disable 1: Enable							
Bit 0	TOPE: T 0: Disa 1: Enal	able	arator P ma	tch interrup	ot control			

MFI1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	T1AF	T1PF	_	—	T1AE	T1PE
R/W	_	_	R/W	R/W	—	—	R/W	R/W
POR	—	—	0	0		—	0	0

Bit 7~6	Unimplemented, read as "0"
Bit 5	T1AF: TM1 Comparator A match interrupt request flag 0: No request 1: Interrupt request
Bit 4	T1PF: TM1 Comparator P match interrupt request flag 0: No request 1: Interrupt request
Bit 3~2	Unimplemented, read as "0"

5.00 -	chimprenientea, read ab
Bit 1	T1AE: TM1 Comparator A match interrupt control
	0: Disable
	1: Enable
D: 0	

Bit 0 **T1PE:** TM1 Comparator P match interrupt control 0: Disable 1: Enable



Interrupt Operation


When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion, etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





Interrupt Structure



External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with an I/ O pin, it can only be configured as an external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is enabled, the stack is not full and the correct transition type appears on the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Multi-function Interrupt

Within these devices there are two Multi-function interrupts. Unlike the other independent interrupts, these interrupts have no independent source, but rather are formed from other existing interrupt sources, namely the TM Interrupts.

A Multi-function interrupt request will take place when any of the Multi-function interrupt request flags, MFnF are set. The Multi-function interrupt flags will be set when any of their included functions generate an interrupt request flag. To allow the program to branch to its respective interrupt vector address, when the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within each of Multi-function interrupt occurs, a subroutine call to one of the Multi-function interrupt vectors will take place. When the interrupt is serviced, the related Multi-Function request flag, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flags will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupts, namely the TM Interrupts, will not be automatically reset and must be manually reset by the application program.

A/D Converter Interrupt

The devices contain an A/D converter which has its own independent interrupt. The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared.

The EMI bit will also be automatically cleared to disable other interrupts.



Time Base Interrupts

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Their clock sources originate from the internal clock source f_{TB} . This f_{TB} input clock passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source that generates f_{TB} , which in turn controls the Time Base interrupt period, can originate from several different sources, as shown in the System Operating Mode section.

TBC Register

7	6	5	4	3	2	1	0
TBON	TBCK	TB11	TB10	_	TB02	TB01	TB00
R/W	R/W	R/W	R/W	—	R/W	R/W	R/W
0	0	1	1	_	1	1	1
0: Disa 1: Ena	able ble						
$0: f_{\text{TBC}}$		Clock					
00: 40 01: 81 10: 16	96/f _{tb} 92/f _{tb} 384/f _{tb}	t Time Bas	e 1 Time-ou	it Period			
Unimple	emented, rea	ad as "0"					
000: 2 001: 5 010: 1 011: 20 100: 4 101: 8 110: 10	56/f _{TB} 12/f _{TB} 024/f _{TB} 048/f _{TB} 096/f _{TB} 192/f _{TB} 6384/f _{TB}	t Time Bas	e 0 Time-ou	at Period			
LIF	fur	M fr	B →2 ¹²	$\sim 2^{15}$ Tin		·	
	TBON R/W 0 TBON: 0: Disa 1: Ena TBCK: 0: frBC 1: fsysy TB11~T 00: 40 01: 81 10: 16 11: 32 Unimple TB02~T 000: 2 001: 5 010: 1 011: 2 100: 4 101: 18 110: 11 111: 32	TBON TBCK R/W R/W 0 0 TBON: TB0 and TI 0: Disable 1: Enable TBON: TB0 and TI 0: Disable 1: Enable TBCK: Select f_{TB} 0: f_{TBC} 1: f_{SYS}/4 TB11~TB10: Select 00: 4096/f_{TB} 01: 8192/f_{TB} 10: 16384/f_{TB} 11: 32768/f_{TB} Unimplemented, rea TB02~TB00: Select 000: 256/f_{TB} 001: 512/f_{TB} 010: 1024/f_{TB} 010: 1024/f_{TB} 011: 2048/f_{TB} 100: 4096/f_{TB} 100: 4096/f_{TB} 101: 8192/f_{TB} 110: 16384/f_{TB} 111: 32768/f_{TB} 111: 32768/f_{TB} 111: 32768/f_{TB}	TBON TBCK TB11 R/W R/W R/W 0 0 1 TBON: TB0 and TB1 Control 0: Disable 1: Enable TBCK: Select f _{TB} Clock 0: f _{TBC} 1: f _{SYS} /4 TB11~TB10: Select Time Bas 00: 4096/f _{TB} 01: 8192/f _{TB} 10: 16384/f _{TB} 11: 32768/f _{TB} 10: 16384/f _{TB} 11: 32768/f _{TB} 001: 512/f _{TB} 001: 512/f _{TB} 001: 512/f _{TB} 010: 1024/f _{TB} 011: 2048/f _{TB} 101: 8192/f _{TB} 100: 4096/f _{TB} 101: 8192/f _{TB} 101: 16384/f _{TB} 111: 32768/f _{TB} 111: 32768/f _{TB} 101: 1024/f _{TB} 101: 8192/f _{TB} 101: 8192/f _{TB} 101: 8192/f _{TB} 110: 16384/f _{TB} 111: 32768/f _{TB}	TBON TBCK TB11 TB10 R/W R/W R/W R/W 0 0 1 1 TBON: TB0 and TB1 Control 0: Disable 1: 1: Enable TBCK: Select f _{TB} Clock 0: f _{TBC} 1: f _{SYS} /4 TB11~TB10: Select Time Base 1 Time-out 00: 4096/f _{TB} 01: 8192/f _{TB} 10: 16384/f _{TB} 11: 32768/f _{TB} 001: 512/f _{TB} 001: 512/f _{TB} 010: 1024/f _{TB} 011: 2048/f _{TB} 100: 4096/f _{TB} 101: 8192/f _{TB} 100: 4096/f _{TB} 101: 8192/f _{TB} 101: 8192/f _{TB} 110: 16384/f _{TB} 111: 32768/f _{TB} 101: 1024/f _{TB} 101: 8192/f _{TB} 110: 16384/f _{TB} 111: 32768/f _{TB}	TBON TBCK TB11 TB10 R/W R/W R/W R/W 0 0 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 TBON: TB0 and TB1 Control 0: Disable 1: Enable TBCK: Select f _{TB} Clock 0: f _{TBC} 1: f _{SYS} /4 TB11~TB10: Select Time Base 1 Time-out Period 00: 4096/f _{TB} 01: 8192/f _{TB} 10: 16384/f _{TB} 11: 32768/f _{TB} 10: 16384/f _{TB} Unimplemented, read as "0" TB02~TB00: Select Time Base 0 Time-out Period 000: 256/f _{TB} 001: 512/f _{TB} 010: 1024/f _{TB} 010: 1024/f _{TB} 011: 2048/f _{TB} 100: 4096/f _{TB} 101: 8192/f _{TB} 110: 16384/f _{TB} 111: 32768/f _{TB} 111: 32768/f _{TB} 111: 32768/f _{TB} 111: 32768/f _{TB}	TBON TBCK TB11 TB10 — TB02 R/W R/W R/W R/W R/W P R/W 0 0 1 1 — 1 0 0 1 1 — 1 TBON: TB0 and TB1 Control 0: Disable 1: Enable 1 — 1 TBCK: Select frB Clock 0: frBC 1: fsys/4 1 TB11~TB10: Select Time Base 1 Time-out Period 00: 4096/frB 01: 8192/frB 01: 8192/frB 10: 16384/frB 11: 32768/frB 11: 32768/frB 11: 32768/frB 001: 512/frB 001: 512/frB 01: 1024/frB 011: 2048/frB 100: 4096/frB 101: 8192/frB 101: 8192/frB 101: 8192/frB 111: 32768/frB TB02~TB00 TIME Base 0 Int TIME Base 1 Int	TBON TBCK TB11 TB10 — TB02 TB01 R/W R/W R/W R/W R/W R/W R/W 0 0 1 1 — 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 — 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 — 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 — 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 — 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 — 1 1 TBON: TB0 and TB1 Control 0: Disable 1 1 — 1 1 TB0: TB0: Select Time Base 1 Time-out Period 00: 256/fTB 01: 512/fTB 01: 1024/fTB 01: 1024/fTB 01: 1024/fTB 10: 16384/fTB 11: 32768/fTB 10: 16384/fTB 11: 32768/fTB 11: 32768/fTB 11: 32768/fTB 11: 32768/fTB 11: 52768/cTB TIME Base 0 Interrupt $\div 2^{12} - 2^{15} + Time Base 0 Interrupt $



EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the respective EEPROM Interrupt vector, will take place. When the EEPROM Interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, and the EEPROM interrupt request flag, DEF, will be also automatically cleared.

TM Interrupts

The Compact Type TMs have two interrupts each. All of the TM interrupts are contained within the Multi-function Interrupts. For each of the Compact Type TMs there are two interrupt request flags TnPF and TnAF and two enable bits TnPE and TnAE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective TM Interrupt enable bit, and relevant Multi-function Interrupt enable bit, MFnE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant Multi-function Interrupt vector locations, will take place. When the TM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the related MFnF flag will be automatically cleared. As the TM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though these devices are in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin, a low power supply voltage or comparator input change may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.



Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

Where a certain interrupt is contained within a Multi-function interrupt, then when the interrupt service routine is executed, as only the Multi-function interrupt request flags, MFnF, will be automatically cleared, the individual request flag for the function needs to be cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.




Configuration Options

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. As these options are programmed into the device using the hardware programming tools, once they are selected they cannot be changed later using the application program. All options must be defined for proper system function, the details of which are shown in the table.

No.	Options			
Oscillator	Oscillator Option			
1	High Speed / Low Speed System Oscillator Selection – fosc: HIRC+LIRC, HXT+LIRC			
Watchdog	Watchdog Option			
2	Watchdog Timer:Enable/Disable Always enabled Software controlled			

Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	1	1	
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 ^{Note}	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Decr	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 ^{Note}	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 ^{Note}	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 ^{Note}	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 ^{Note}	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С



Mnemonic	Description	Cycles	Flag Affected
Data Move		•	
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None
SET [m].i	Set bit of Data Memory	1 ^{Note}	None
Branch Operatio	bn	1	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Ope	ration		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 ^{Note}	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 ^{Note}	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 ^{Note}	None
SET [m]	Set Data Memory	1 ^{Note}	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
	The contents of the specified Data Memory and the Accumulator are added.
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" [m]
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr Description	Subroutine call Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m] Description Operation Affected flag(s)	Clear Data Memory Each bit of the specified Data Memory is cleared to 0. [m] ← 00H None
CLR [m].i	Clear bit of Data Memory
Description Operation	Bit i of the specified Data Memory is cleared to 0. $[m].i \leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will have no effect.
Operation	WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction
	with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect. Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect.
Operation	Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared $TO \leftarrow 0$
Operation Affected flag(s)	Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared
-	Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared TO $\leftarrow 0$ PDF $\leftarrow 0$
Affected flag(s)	Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared TO ← 0 PDF ← 0 TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa.
Affected flag(s) CPL [m]	Repetitively executing this instruction without alternately executing CLR WDT1 will have no effect. WDT cleared TO ← 0 PDF ← 0 TO, PDF Complement Data Memory Each bit of the specified Data Memory is logically complemented (1's complement). Bits which



CPLA [m]	Complement Data Memory with result in ACC
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Decemption	previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in
	the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m]$
Affected flag(s)	Z
DAA [m]	Decimal-Adjust ACC for addition with result in Data Memory
Description	Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation	$[m] \leftarrow ACC + 00H \text{ or}$ $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$
Affected flag(s)	C
DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
	5
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
	Data in the specified Data Memory is decremented by 1. The result is stored in the
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC \leftarrow [m] – 1
Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC \leftarrow [m] – 1 Z
Description Operation Affected flag(s) HALT	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power
Description Operation Affected flag(s) HALT Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. $TO \leftarrow 0$
Description Operation Affected flag(s) HALT Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. $TO \leftarrow 0$ $PDF \leftarrow 1$
Description Operation Affected flag(s) HALT Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1.
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. $ACC \leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. $TO \leftarrow 0$ $PDF \leftarrow 1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z
Description Operation Affected flag(s) HALT Description Operation Affected flag(s) INC [m] Description Operation Affected flag(s)	Data in the specified Data Memory is decremented by 1. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged. ACC $\leftarrow [m] - 1$ Z Enter power down mode This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared. TO $\leftarrow 0$ PDF $\leftarrow -1$ TO, PDF Increment Data Memory Data in the specified Data Memory is incremented by 1. $[m] \leftarrow [m] + 1$ Z Increment Data Memory with result in ACC Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

HT66F005/HT66F006 Cost-Effective A/D Flash MCU with EEPROM



JMP addr Description Operation Affected flag(s)	Jump unconditionally The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction. Program Counter ← addr None
MOV A,[m] Description Operation Affected flag(s)	Move Data Memory to ACC The contents of the specified Data Memory are copied to the Accumulator. ACC \leftarrow [m] None
MOV A,x Description Operation Affected flag(s)	Move immediate data to ACC The immediate data specified is loaded into the Accumulator. ACC $\leftarrow x$ None
MOV [m],A Description Operation Affected flag(s)	Move ACC to Data Memory The contents of the Accumulator are copied to the specified Data Memory. [m] ← ACC None
NOP Description Operation Affected flag(s)	No operation No operation is performed. Execution continues with the next instruction. No operation None
OR A,[m] Description Operation Affected flag(s)	Logical OR Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator. ACC ← ACC "OR" [m] Z
OR A,x Description Operation Affected flag(s)	Logical OR immediate data to ACC Data in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator. ACC \leftarrow ACC "OR" x Z
ORM A,[m] Description Operation Affected flag(s)	Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory. [m] ← ACC "OR" [m] Z
RET Description Operation Affected flag(s)	Return from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address. Program Counter ← Stack None



RET A,x	Return from subroutine and load immediate data to ACC
Description	The Program Counter is restored from the stack and the Accumulator loaded with the specified
Description	immediate data. Program execution continues at the restored address.
Operation	Program Counter \leftarrow Stack ACC \leftarrow x
Affected flag(s)	None
RETI	Return from interrupt
Description	The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.
Operation	Program Counter \leftarrow Stack EMI $\leftarrow 1$
Affected flag(s)	None
RL [m]	Rotate Data Memory left
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$
Affected flag(s)	None
RLA [m]	Rotate Data Memory left with result in ACC
Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ $ACC.0 \leftarrow [m].7$
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None



	Datata Data Manager gight with growthin ACC
RRA [m] Description	Rotate Data Memory right with result in ACC Data in the specified Data Memory and the carry flag are rotated right by 1 bit with bit 0
I. I.	rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the
Operation	Data Memory remain unchanged. ACC.i \leftarrow [m].(i+1); (i=0~6)
operation	$ACC.7 \leftarrow [m].0$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0~6) [m].7 \leftarrow C C \leftarrow [m].0$
Affected flag(s)	C C
RRCA [m]	Rotate Data Memory right through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6)
	$ACC.7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C
SBC A.[m]	Subtract Data Memory from ACC with Carry
SBC A,[m] Description	Subtract Data Memory from ACC with Carry The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] – C OV, Z, AC, C
Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] – C
Description Operation Affected flag(s) SBCM A,[m] Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$
Description Operation Affected flag(s) SBCM A,[m] Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SBCM A,[m] Description Operation	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$
Description Operation Affected flag(s) SBCM A,[m] Description Operation Affected flag(s)	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C
Description Operation Affected flag(s) SBCM A,[m] Description Operation Affected flag(s) SDZ [m]	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m] - C$ OV, Z, AC, C Subtract Data Memory from ACC with Carry and result in Data Memory The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m] - C$ OV, Z, AC, C Skip if decrement Data Memory is 0 The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is fetched, it is a two cycle instruction. If the result is not 0 the program



SDZA [m] Description	Skip if decrement Data Memory is zero with result in ACC The contents of the specified Data Memory are first decremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation Affected flag(s)	[m] ← FFH None
Affected hug(3)	
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation Affected flag(s)	[m].i ← 1 None
Affected hag(s)	
SIZ [m]	Skip if increment Data Memory is 0
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$[m] \leftarrow [m] + 1$ Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$. $i \neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C



SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m]$
Affected flag(s)	OV, Z, AC, C
SUB A,x	Subtract immediate data from ACC
Description	The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - x$
Affected flag(s)	OV, Z, AC, C
SWAP [m]	Swap nibbles of Data Memory
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged.
Operation	$[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$
Affected flag(s)	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None



TABRD [m] Description Operation Affected flag(s)	Read table (specific page) to TBLH and Data Memory The low byte of the program code (specific page) addressed by the table pointer pair (TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH. [m] ← program code (low byte) TBLH ← program code (high byte) None
TABRDC [m]	Read table (current page) to TBLH and Data Memory
Description	The low byte of the program code (current page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
Description	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" x$
Affected flag(s)	Z



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information



8-pin DIP (300mil) Outline Dimensions




Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	0.355	0.365	0.400
В	0.240	0.250	0.280
С	0.115	0.130	0.195
D	0.115	0.130	0.150
E	0.014	0.018	0.022
F	0.045	0.060	0.070
G	_	0.100 BSC	—
Н	0.300	0.310	0.325
l	_	—	0.430

Symbol	Dimensions in mm		
Symbol	Min.	Nom.	Max.
A	9.02	9.27	10.16
В	6.10	6.35	7.11
С	2.92	3.30	4.95
D	2.92	3.30	3.81
E	0.36	0.46	0.56
F	1.14	1.52	1.78
G	_	2.54 BSC	—
Н	7.26	7.87	8.26
I	_	_	10.92



8-pin SOP (150mil) Outline Dimensions








Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.236 BSC	—
В	_	0.154 BSC	_
С	0.012	—	0.020
C'	—	0.193 BSC	—
D	—	—	0.069
E	—	0.050 BSC	—
F	0.004	—	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—F	6.00 BSC	—
В	_	3.90 BSC	—
С	0.31	_	0.51
C'	—	4.90 BSC	—
D	_	_	1.75
E	—	1.27 BSC	—
F	0.10	_	0.25
G	0.40	_	1.27
Н	0.10	_	0.25
α	0°	—	8°



θ

10-pin MSOP Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	—	0.043
A1	0.000	—	0.006
A2	0.030	0.033	0.037
В	0.007	—	0.013
С	0.003	—	0.009
D	_	0.118 BSC	_
E	_	0.193 BSC	—
E1	_	0.118 BSC	—
е	_	0.020 BSC	—
L	0.016	0.024	0.031
L1	_	0.037 BSC	—
У	_	0.004	—
θ	0°	—	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	—	1.10
A1	0.00	—	0.15
A2	0.75	0.85	0.95
В	0.17	—	0.33
С	0.08	—	0.23
D	—	3.00 BSC	—
E	_	4.90 BSC	—
E1	_	3.00 BSC	—
e	_	0.50 BSC	—
L	0.40	0.60	0.80
L1		0.95 BSC	_
у	_	0.10	—
θ	0°	_	8°



Copyright[©] 2017 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.